没有合适的资源?快使用搜索试试~ 我知道了~
TI-DS99R421-Q1.pdf
需积分: 0 0 下载量 139 浏览量
2023-02-07
22:47:13
上传
评论 4
收藏 918KB PDF 举报
温馨提示
试读
26页
FPD-Link转换器
资源推荐
资源详情
资源评论
DS99R421
www.ti.com
SNLS264D –JUNE 2007–REVISED APRIL 2013
5-43 MHz FPD-Link LVDS (3 Data + 1 Clock) to FPD-Link II LVDS (Embedded Clock DC-
Balanced) Converter
Check for Samples: DS99R421
1
FEATURES
DESCRIPTION
The DS99R421 converts a FPD-Link input with 4
2
• 5 MHz–43 MHz Embedded Clock & DC-
non-DC Balanced LVDS (3 LVDS Data + LVDS
Balanced Data Transmission (21 Total LVDS
Clock) plus 3 over-sampled low speed control bits
Data Bits Plus 3 Low Speed LVCMOS Data
into a single LVDS DC-balanced serial stream with
Bits)
embedded clock information. This single serial stream
• User Adjustable Pre-Emphasis Driving Ability
simplifies transferring the 24-bit bus over a single
Through External Resistor on LVDS Outputs
differential pair of PCB traces and cable by
eliminating the skew problems between the 3 parallel
and Capable to Drive up to 10 Meters Shielded
LVDS data inputs and LVDS clock paths. It saves
Twisted-Pair Cable
system cost by narrowing 4 LVDS pairs to 1 LVDS
• Supports AC-Coupling Data Transmission
pair that in turn reduce PCB layers, cable width,
• 100Ω Integrated Termination Resistor at LVDS
connector size, and pins.
Input
The DS99R421 incorporates a single serialized LVDS
• Power-Down Control
signal on the high-speed I/O. Embedded clock LVDS
• Available @SPEED BIST to DS90UR124 to
provides a low power and low noise environment for
Validate Link Integrity
reliably transferring data over a serial transmission
path. By optimizing the converter output edge rate for
• All LVCMOS Inputs & Control Pins Have
the operating frequency range EMI is further reduced.
Internal Pulldown
In addition the device features pre-emphasis to boost
• Schmitt Trigger Inputs on OS[2:0] to Minimize
signals over longer distances using lossy cables.
Metastable Conditions
Internal DC balanced encoding is used to support
• Outputs Tri-Stated Through DEN
AC-Coupled interconnects.
• On-Chip Filters for PLLs
• Power Supply Range 3.3V ± 10%
• Automotive Temperature Range −40°C to
+105°C
• Greater Than 8kV ESD Tolerance
• Meets ISO 10605 ESD and AEC-Q100
Compliance
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright © 2007–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
100:
Differential
PCB Traces
DOUT-
R
T
=
100
:
R
T
=
100
:
RIN-
Rx - DESERIALIZER
DOUT+ RIN+
DS
90
UR
124
DS
99
R421
100
:
100
:
100
:
100:
LVDS
DATA0
LVDS
DATA1
LVDS
DATA2
LVDS
CLK
(5 MHz to 43 MHz)
GUI
3
LVDS NON
-
DC Balanced
OS
[
2
:
0
]
STP
(Up to 10 meters)
DEN
Standard 4 LVDS - to - 1 LVDS Tx ± Converter
PLL
DOUT-
DOUT+
DeSerializer
Parallel to Serial
DC Balance Encoder
PRE
21 Bits
Parallel
Data
DS
99
R421
100
:
100
:
100:
100:
RxIN0-
(5 MHz to 43 MHz)
3
LVDS NON-DC Balanced
OS
[
2
:
0
]
VODSEL
RxIN0+
RxIN1-
RxIN1+
RxIN2-
RxIN2+
RxCLKIN-
RxCLKIN+
PWDNB
DS99R421
SNLS264D –JUNE 2007–REVISED APRIL 2013
www.ti.com
Block Diagram
Figure 1. Block Diagram
Application Overview
Figure 2. Typical Application Diagram
2 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS99R421
DS99R421
www.ti.com
SNLS264D –JUNE 2007–REVISED APRIL 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings
(1)(2)
Supply Voltage (V
DD
) −0.3V to +4V
LVCMOS Input Voltage −0.3V to (V
DD
+0.3V)
LVCMOS Output Voltage −0.3V to (V
DD
+0.3V)
LVDS Receiver Input Voltage −0.3V to +3.9V
LVDS Driver Output Voltage −0.3V to +3.9V
LVDS Output Short Circuit Duration 10 ms
Junction Temperature +150°C
Storage Temperature −65°C to +150°C
Lead Temperature (Soldering, 4 seconds) +260°C
Package De-rating: DS99R421 − 36L WQFN 1/θ
JA
°C/W above +25°C
Maximum Package Power Dissipation
θ
JA
37.6 (4L
(3)
); 83.7 (2L
(3)
)°C/W
Capacity
θ
JC
3.1 (2/4L
(3)
) °C/W
HBM ≥±8 kV
ESD Rating
ISO10605 DS99R421 meets ISO10605
Contact Discharge, DOUT± ±10 kV
R
D
= 2 kΩ, C
S
= 150/330 pF
Air Discharge, DOUT± ±25 kV
(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.
(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
(3) JEDEC
Recommended Operating Conditions
Min Nom Max Units
Supply Voltage (V
DD
) 3.0 3.3 3.6 V
Operating Free Air Temperature (T
A
) −40 +25 +105 °C
Input Clock Rate, RxCLKIN± 5 43 MHz
Supply Noise (V
DDp-p
) ±100 mV
P-P
Receiver Input Range 0 V
DD
V
Electrical Characteristics
(1)(2)(3)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Pin/Freq. Min Typ Max Units
LVCMOS & SCHMITT-TRIGGER INPUT DC SPECIFICATIONS
V
IH
High Level Input Voltage PWDNB, DEN, VODSEL, 2.0 V
DD
V
BISTEN
V
IL
Low Level Input Voltage GND 0.8 V
V
CL
Input Clamp Voltage I
CL
= −18 mA −0.9 −1.5 V
I
IN
Input Current V
IN
= 0V or 3.6V −10 +10 µA
V
TH
+ High Level Input Voltage OS[2:0] 2.0 V
(Schmitt-triggered Inputs)
V
TH
− High Level Input Voltage 0.8 V
V
H
Hysteresis Voltage V
TH
+ – V
TH
− 200 400 600 mV
(1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
(2) Typical values represent most likely parametric norms at 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at the
time of product characterization and are not ensured.
(3) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground
except V
OD
, ΔV
OD
, V
TH
and V
TL
which are differential voltages.
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: DS99R421
DS99R421
SNLS264D –JUNE 2007–REVISED APRIL 2013
www.ti.com
Electrical Characteristics
(1)(2)(3)
(continued)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Pin/Freq. Min Typ Max Units
LVDS DC SPECIFICATIONS
V
TH
Differential Threshold High V
CM
= 1.2V LVDS differential Inputs:
+100 mV
Voltage RxIN0±, RxIN1±, RxIN2±,
RxCLKIN±
V
TL
Differential Threshold Low
−100 mV
Voltage
|V
ID
| Differential Input Voltage
100 600 mV
Swing
V
CM
Common Mode Voltage V
DD
−
0.525 1.2 mV
(V
ID
/2)
I
IN
Input Current V
IN
= +2.4V,
−10 +10 µA
V
DD
= 3.6V
V
IN
= 0V,
-10 +10 µA
V
DD
= 3.6V
V
OD
Output Differential Voltage R
T
= 100Ω LVDS differential Outputs:
380 500 630 mV
(Figure 10) VODSEL = L DOUT±
R
T
= 100Ω
650 900 1150 mV
VODSEL = H
ΔV
OD
Output Differential Voltage R
T
= 100Ω
10 50 mV
Unbalance
V
OS
Output Voltage Offset R
T
= 100Ω
1.0 1.2 1.5 V
PRE = H (off)
ΔV
OS
Output Voltage Offset R
T
= 100Ω
5 50 mV
Difference PRE = H (off)
I
OS
Output Short Circuit Current DOUT± = 0V
VODSEL = L −2 −8 mA
PRE = H (off)
DOUT± = 0V
VODSEL = H −7 −13 mA
PRE = H (off)
I
OZ
TRI-STATE Output Current PWDNB = 0V,
DOUT± = 0V OR V
DD
−10 ±1 +10 µA
(inputs not toggling)
R
T
Internal Input Termination RxIN:
Resistance across RxIN(2:0)+ &
90 105 130 Ω
RxIN(2:0)−, and across
RxCLKIN+ & RxCLKIN−
CONVERTER SUPPLY CURRENT
I
DD
Total Supply Current R
T
= 100Ω f = 43 MHz
(includes load current) CHECKERBOARD pattern 95 130 mA
PRE = 6 KΩ (Figure 3)
I
DDTZ
Supply Current Power-down PWDNB = 0V
2 50 µA
(inputs not toggling)
Receiver Input Timing Requirements
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Units
t
RCIH
Receiver Clock Input High Time Referenced to rising edge of RxCLKIN 0.35T 0.57T ns
t
RCIL
Receiver Clock Input Low Time Referenced to rising edge of RxCLKIN 0.43T 0.65T ns
4 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DS99R421
DS99R421
www.ti.com
SNLS264D –JUNE 2007–REVISED APRIL 2013
Receiver Input Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Pin/Freq. Min Typ Max Units
RITOL-L Receiver Input Tolerance Left 5 MHz–43 MHz
0.3 UI
(Figure 7 Figure 8)
(1) (2)
RITOL-R Receiver Input Tolerance 5 MHz–43 MHz
Right 0.3 UI
(Figure 7 Figure 8)
(1) (2)
UI Unit Interval
(1)
5 MHz–43 MHz 1/7th of
ns
RxCLKIN
(1) UI – Unit Interval, equivalent to one ideal serialized data bit width. The UI scales with frequency.For the input, it is 1/7th the input clock
period. Example 43 MHz = 23.26 ns. 1/7th of this is 3.32 ns. This is 1 UI of the input at 43 MHz.For the output, it is 1/28th of the input
clock period. Example 43 MHz = 23.26 ns. 1/28th of this is 831 ps. This is 1 UI of the output at 43 MHz.
(2) Receiver Input Tolerance is defined as the valid data sampling region at the receiver inputs. This margin takes into account the
transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window – RSPos). This
margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter.
Input Timing Requirements for OS[2:0]
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Pin/Freq. Min Typ Max Units
F
OS
[2:0] Maximum Frequency
OS[2:0] F
RxCLKIN
/ 5 MHz
Limitation of OS[2:0]
Input to Output Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Pin/Freq. Min Typ Max Units
RCTCD RxCLK IN to DOUT Delay 5 MHz–43 MHz
4T + 1.0 4T + 5.0 4T + 10.0 ns
(Figure 5),
(1)
PDD Power Down Delay 5 MHz–43 MHz 1 µs
(1) A Clock Unit Symbol (T) is defined as 1/ (Line rate of RxCLKIN).
Serializer Output Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Units
t
LLHT
LVDS Low-to-High Transition Time R
T
= 100Ω, 0.3 0.5 ns
C
L
= 10 pF to GND
t
LHLT
LVDS High-to-Low Transition Time
0.3 0.5 ns
(Figure 4)
t
PLT
PLL Lock Time 5 MHz–43 MHz 10 ms
TxOUT_E_O TxOUT_Eye_Opening
(1) (2)
(Figure 9) 5 MHz–43 MHz
0.78 UI
(respect to ideal)
UI Unit Interval
(1)
5 MHz–43 MHz 1/28th of
ns
DOUT
(1) UI – Unit Interval, equivalent to one ideal serialized data bit width. The UI scales with frequency.For the input, it is 1/7th the input clock
period. Example 43 MHz = 23.26 ns. 1/7th of this is 3.32 ns. This is 1 UI of the input at 43 MHz.For the output, it is 1/28th of the input
clock period. Example 43 MHz = 23.26 ns. 1/28th of this is 831 ps. This is 1 UI of the output at 43 MHz.
(2) TxOUT_E_O is affected by pre-emphasis value.
Copyright © 2007–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: DS99R421
剩余25页未读,继续阅读
资源评论
不觉明了
- 粉丝: 3187
- 资源: 5486
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功