没有合适的资源?快使用搜索试试~ 我知道了~
TI-DS90UB929-Q1.pdf
需积分: 9 12 浏览量
2023-02-01
22:54:35
上传
评论 4
收藏 2.39MB PDF 举报
温馨提示
FPD-Link串行器
资源推荐
资源详情
资源评论


RGB Display
720p
24-bit color depth
TMDS Interface
Mobile Device
/Graphics
Processor
FPD-Link III
1 Pair / AC Coupled
DS90UB929-Q1
Serializer
DS90UB926Q-Q1
Deserializer
PASS
V
DDIO
OSS_SEL
I2C_SCL
I2C_SDA
OEN
LOCK
IDx
DAP DAP
SCL
SDA
IDx
R[7:0]
HS
VS
PCLK
DE
G[7:0]
B[7:0]
RIN+
RIN-
DOUT+
DOUT-
1.8V or 3.3V1.8V
1.1V
3.3V
V
DDIO
I2S AUDIO
(STEREO)
3
/
MODE_SEL
MCLK
PDB
INTB_IN
IN_D0+
IN_D1+
IN_CLK+
IN_D2+
HDMI
4
/
GPIO
HPD
DDC
CEC
TMDS ± Transition-Minimized Differential Signaling
HDMI ± High Definition Multimedia Interface
Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
本文档旨在为方便起见,提供有关 TI 产品中文版本的信息,以确认产品的概要。 有关适用的官方英文版本的最新信息,请访问 www.ti.com,其内容始终优先。 TI 不保证翻译的准确
性和有效性。 在实际设计之前,请务必参考最新版本的英文版本。
English Data Sheet: SNLS457
DS90UB929-Q1
ZHCSD38B –NOVEMBER 2014–REVISED AUGUST 2019
具具有有 HDCP 的的 DS90UB929-Q1 720p HDMI 转转 FPD-Link III 桥桥接接串串行行器器具具
有有 HDCP 的的
1
1 特特性性
1
• 符合面向汽车应用的 AEC-Q100 标准
– 器件温度等级 2:–40°C 至 +105°C,T
A
• TMDS 时钟高达 96MHz,支持 WXGA 以及
720p60 或 1080i60 分辨率(24 位色深)
• FPD-Link III 输出
• 高清多媒体 (HDMI) v1.4b 输入
• HDMI 模式 DisplayPort (DP++) 输入
• 最多支持 8 通道的 HDMI 音频提取
• 具有自动温度和老化补偿功能,支持长达 15 米的
电缆
• 可监视扩频输入时钟以降低 EMI
• 具有 1Mbps 快速模式增强版的 I2C(主/从)
• 兼容 DS90UB926Q-Q1 和 DS90UB928Q-Q1
FPD-Link III 解串器
2 应应用用
• 汽车信息娱乐系统:
– 车载信息娱乐 (IVI) 主机和人机交互界面 (HMI)
模块
– 后座娱乐系统
– 数字仪表组
• 监控摄像头
• 消费类输入 HDMI 端口
3 说说明明
DS90UB929-Q1 是一款 HDMI 到 FPD-Link III 桥接器
件,与 FPD-Link III DS90UB926Q-Q1/DS90UB928Q-
Q1解串器配合使用,可通过经济高效的 50Ω 单端同轴
电缆或 100Ω 差分屏蔽双绞线 (STP) 电缆提供单通道
高速串行流。该器件可串行化 HDMI v1.4b输入,最高
可支持 WXGA 和 720p 视频分辨率(24 位色深)。
DS90UB929-Q1 还兼容 DS90UB940-
Q1/DS90UB948-Q1 解串器。
FPD-Link III 接口支持通过同一条差分链路进行视频和
音频数据传输以及全双工控制(包括 I2C 通信)。通
过一个差分对实现视频数据和控制的整合可减小互连线
尺寸和重量,并简化系统设计。通过使用低压差分信
令、数据换序和随机生成更大限度地减少了电磁干扰
(EMI)。
DS90UB929-Q1 支持通过 HDMI 或外部 I2S 接口接收
多通道音频。该器件还提供可选的辅助音频接口。
器器件件信信息息
(1)
器器件件型型号号 封封装装 封封装装尺尺寸寸((标标称称值值))
DS90UB929-Q1 VQFN (64) 9.00mm x 9.00mm
(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
录。
应应用用图图表表

2
DS90UB929-Q1
ZHCSD38B –NOVEMBER 2014–REVISED AUGUST 2019
www.ti.com.cn
Copyright © 2014–2019, Texas Instruments Incorporated
目目录录
1 特特性性.......................................................................... 1
2 应应用用.......................................................................... 1
3 说说明明.......................................................................... 1
4 修修订订历历史史记记录录 ........................................................... 2
5 Pin Configuration and Functions......................... 3
6 Specifications......................................................... 6
6.1 Absolute Maximum Ratings ..................................... 6
6.2 ESD Ratings.............................................................. 6
6.3 Recommended Operating Conditions....................... 6
6.4 Thermal Information.................................................. 7
6.5 DC Electrical Characteristics .................................... 7
6.6 AC Electrical Characteristics................................... 10
6.7 DC And AC Serial Control Bus Characteristics ...... 11
6.8 Recommended Timing for the Serial Control Bus .. 12
6.9 Timing Diagrams..................................................... 13
6.10 Typical Characteristics.......................................... 15
7 Detailed Description............................................ 16
7.1 Overview ................................................................. 16
7.2 Functional Block Diagram ....................................... 16
7.3 Feature Description................................................. 17
7.4 Device Functional Modes........................................ 27
7.5 Programming........................................................... 28
7.6 Register Maps......................................................... 32
8 Application and Implementation ........................ 58
8.1 Applications Information.......................................... 58
8.2 Typical Applications ................................................ 58
9 Power Supply Recommendations...................... 63
9.1 Power-Up Requirements and PDB Pin................... 63
10 Layout................................................................... 67
10.1 Layout Guidelines ................................................. 67
10.2 Layout Example .................................................... 68
11 器器件件和和文文档档支支持持 ..................................................... 69
11.1 文档支持 ............................................................... 69
11.2 接收文档更新通知 ................................................. 69
11.3 商标 ....................................................................... 69
11.4 静电放电警告......................................................... 69
11.5 Glossary................................................................ 69
12 机机械械、、封封装装和和可可订订购购信信息息....................................... 69
4 修修订订历历史史记记录录
Changes from Revision A (March 2019) to Revision B Page
• Changed V
DD11
maximum from 1.32 V back to 1.7 V............................................................................................................. 6
• 添加了
接收文档更新通知
部分 .............................................................................................................................................. 69
Changes from Original (November 2014) to Revision A Page
• Changed all references of HDMI Clock to TMDS Clock......................................................................................................... 3
• Changed the VTERM pin description ..................................................................................................................................... 5
• Changed V
DD11
maximum from: 1.7 V to: 1.32 V ................................................................................................................... 6
• Added RX_5V parameter to the Recommended Operating Conditions................................................................................. 7
• Added T
CLH1/2
and T
CHL1/2
parameters to the Recommended Operating Conditions.............................................................. 7
• Changed the TMDS jitter specification in the AC Electrical Characteristics table................................................................ 10
• Added information about using I2S with the DS90UH926-Q1 in the Audio Modes section................................................. 21
• Deleted Auto Soft Sleep mode from the MODE_SEL[1:0] Settings table ............................................................................ 27
• Added Frequency Detection Circuit section ......................................................................................................................... 28
• Added 5% resistor information to the Serial Control Bus section......................................................................................... 29
• Added information to Multi-Master Arbitration Support section............................................................................................ 30
• Added additional information to register 0x01 ...................................................................................................................... 32
• Added registers 0x00, 0x13, 0x15, 0x5B, 0xC0, 0xC2, 0xC3, 0xC6, 0xC8, 0xCE, and 0xD0 to default list ....................... 32
• Changed information about GPIO0 modes x00 and x10 ..................................................................................................... 36
• Changed information about GPIO1 modes x00 and x10 ..................................................................................................... 36
• Added reset information to register 0x15 ............................................................................................................................. 40
• Changed the register 0x1A information................................................................................................................................ 41
• Added Registers 0x40, 0x41, and 0x42 ............................................................................................................................... 46
• Deleted Rev A1 silicon information....................................................................................................................................... 50
• Added 'Set to 0' test to the 0x5B register description........................................................................................................... 51

VDD18
VDDIO
SDIN / GPIO0
RES0
IN_D0-
VTERM
IN_D0+
VDDHA11
IN_D1-
IN_D1+
SCL
VDDHS11
VDD18
RES2
PDB
VDDA11
NC0
DOUT-
DOUT+
MCLK
VDDS11
NC4
NC5
IN_D2-
VDDHA11
CEC
IN_D2+
VDD18
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
VDDHA11
I2S_DC / GPIO2
I2S_DD / GPIO3
VDDHA11
LFT
MODE_SEL0
IDx
RX_5V
IN_CLK-
IN_CLK+
VDDL11
X1
REM_INTB
SCLK / I2CSEL
VDDL11
RES1
VDDHS11
DDC_SDA
NC7
DDC_SCL
NC6
SDA
INTB
NC3
NC2
I2S_WC / GPIO7_REG
I2S_DB / GPIO5_REG
I2S_CLK / GPIO8_REG
I2S_DA / GPIO6_REG
NC1
MODE_SEL1
NC8
HPD
SWC / GPIO1
DS90UB929-Q1
DAP = GND
VDDP11
VDDIO
64 VQFN
Top View
3
DS90UB929-Q1
www.ti.com.cn
ZHCSD38B –NOVEMBER 2014–REVISED AUGUST 2019
Copyright © 2014–2019, Texas Instruments Incorporated
• Changed register 0x5C[4:3] information. ............................................................................................................................. 51
• Added Page 0x10 Register................................................................................................................................................... 57
• Added Page 0x14 Register................................................................................................................................................... 57
• Changed graph caption from: 1080p60 Video at 2.6 Gbps Serial Line Rate (One of Two Lanes) to: 720p60 Video at
2.6-Gbps Serial Line Rate, Single Lane FPD-Link III Output............................................................................................... 62
• Changed Power-Up Requirements section .......................................................................................................................... 63
5 Pin Configuration and Functions
RGC Package
64-Pin VQFN
Top View
Pin Functions
PIN
I/O, TYPE DESCRIPTION
NAME NO.
HDMI TMDS INPUT
IN_CLK-
IN_CLK+
49
50
I, TMDS TMDS Clock Differential Input
IN_D0-
IN_D0+
55
56
I, TMDS TMDS Data Channel 0 Differential Input
IN_D1-
IN_D1+
59
60
I, TMDS TMDS Data Channel 1 Differential Input

4
DS90UB929-Q1
ZHCSD38B –NOVEMBER 2014–REVISED AUGUST 2019
www.ti.com.cn
Copyright © 2014–2019, Texas Instruments Incorporated
Pin Functions (continued)
PIN
I/O, TYPE DESCRIPTION
NAME NO.
IN_D2-
IN_D2+
62
63
I, TMDS TMDS Data Channel 2 Differential Input
OTHER HDMI
HPD 42 O, Open-
Drain
Hot Plug Detect Output. Pull up to RX_5V with a 1-kΩ resistor
RX_5V 43 I HDMI 5-V Detect Input
DDC_SDA 44 IO, Open-
Drain
DDC Slave Serial Data
Pullup to RX_5V with a 47-kΩ resistor
DDC_SCL 45 I, Open-Drain DDC Slave Serial Clock
Pullup to RX_5V with a 47-kΩ resistor
CEC 1 IO, Open-
Drain
Consumer Electronic Control Channel Input/Output Interface.
Pullup with a 27-kΩ resistor to 3.3 V
X1 39 I, LVCMOS Optional Oscillator Input: This pin is the optional reference clock for CEC. It must be
connected to a 25 MHz 0.1% (1000ppm), 45-55% duty cycle clock source at CMOS-level
1.8 V. Leave it open if unused.
FPD-LINK III SERIAL
DOUT- 26 O FPD-Link III Inverting Output
The output must be AC-coupled with a 0.1-µF capacitor for interfacing with 92x deserializers
and 33-nF capacitor for 94x deserializers
DOUT+ 27 O FPD-Link III True Output
The output must be AC-coupled with a 0.1-µF capacitor for interfacing with 92x deserializers
and 33-nF capacitor for 94x deserializers
LFT 20 Analog FPD-Link III Loop Filter
Connect to a 10-nF capacitor to GND
CONTROL
SDA 14 IO, Open-
Drain
I2C Data Input / Output Interface
Open-drain. Must have an external pullup to resistor to 1.8 V or 3.3 V. See I2CSEL pin. DO
NOT FLOAT.
Recommended pullup: 4.7 kΩ.
SCL 15 IO, Open-
Drain
I2C Clock Input / Output Interface
Open-drain. Must have an external pullup resistor to 1.8 V or 3.3 V. See I2CSEL pin. DO
NOT FLOAT.
Recommended pullup: 4.7 kΩ.
I2CSEL 6 I, LVCMOS I2C Voltage Level Strap Option
Tie to V
DDIO
with a 10-kΩ resistor for 1.8-V I2C operation.
Leave floating for 3.3-V I2C operation.
This pin is read as an input at power up.
IDx 19 Analog I2C Serial Control Bus Device ID Address Select
MODE_SEL0 18 Analog Mode Select 0. See Table 4.
MODE_SEL1 32 Analog Mode Select 1. See Table 4.
PDB 31 I, LVCMOS Power-Down Mode Input Pin
INTB 13 O, Open-
Drain
Open Drain. Remote interrupt. Active LOW.
Pullup to VDDIO with a 4.7-kΩ resistor.
REM_INTB 40 O, Open-
Drain
Remote interrupt. Mirrors status of INTB_IN from the deserializer.
Note: External pullup to 1.8 V required. Recommended pullup: 4.7 kΩ.
INTB = H, Normal Operation
INTB = L, Interrupt Request
BIDIRECTIONAL CONTROL CHANNEL (BCC) GPIO PINS
GPIO0 4 IO, LVCMOS BCC GPIO0. Shared with SDIN
GPIO1 5 IO, LVCMOS BCC GPIO1. Shared with SWC
GPIO2 37 IO, LVCMOS BCC GPIO2. Shared with I2S_DC
GPIO3 38 IO, LVCMOS BCC GPIO3. Shared with I2S_DD
REGISTER-ONLY GPIO

5
DS90UB929-Q1
www.ti.com.cn
ZHCSD38B –NOVEMBER 2014–REVISED AUGUST 2019
Copyright © 2014–2019, Texas Instruments Incorporated
Pin Functions (continued)
PIN
I/O, TYPE DESCRIPTION
NAME NO.
GPIO5_REG 36 IO, LVCMOS General-Purpose Input/Output 5
Local register control only. Shared with I2S_DB
GPIO6_REG 35 IO, LVCMOS General-Purpose Input/Output 6
Local register control only. Shared with I2S_DA
GPIO7_REG 33 IO, LVCMOS General-Purpose Input/Output 7
Local register control only. Shared with I2S_WC
GPIO8_REG 34 IO, LVCMOS General-Purpose Input/Output 8
Local register control only. Shared with I2S_CLK
SLAVE MODE LOCAL I2S CHANNEL PINS
I2S_WC 33 I, LVCMOS Slave Mode I2S Word Clock Input. Shared with GPIO7_REG
I2S_CLK 34 I, LVCMOS Slave Mode I2S Clock Input. Shared with GPIO8_REG
I2S_DA 35 I, LVCMOS Slave Mode I2S Data Input. Shared with GPIO6_REG
I2S_DB 36 I, LVCMOS Slave Mode I2S Data Input. Shared with GPIO5_REG
I2S_DC 37 I, LVCMOS Slave Mode I2S Data Input. Shared with GPIO2
I2S_DD 38 I, LVCMOS Slave Mode I2S Data Input. Shared with GPIO3
AUXILIARY I2S CHANNEL PINS
SWC 5 O, LVCMOS Master Mode I2S Word Clock Output. Shared with GPIO1
SCLK 6 O, LVCMOS Master Mode I2S Clock Output. Shared with I2CSEL. This pin is sampled following power-
up as I2CSEL, then it will switch to SCLK operation as an output.
SDIN 4 I, LVCMOS Master Mode I2S Data Input. Shared with GPIO0
MCLK 16 IO, LVCMOS Master Mode I2S System Clock Input/Output
POWER AND GROUND
VTERM 57 Power Must be connected to 3.3-V or 1.8-V supply.
Connect to 3.3-V (±5%) Supply if incoming video is DC coupled OR
Connect to 1.8-V (±5%) Supply if incoming video is AC coupled
Refer to Figure 22 or Figure 21.
VDD18 24
51
64
Power 1.8-V (±5%) Analog supply. Refer to Figure 22 or Figure 21.
VDDA11 9 Power 1.1-V (±5%) Analog supply. Refer to Figure 22 or Figure 21.
VDDHA11 52
54
58
61
Power 1.1-V (±5%) TMDS supply. Refer to Figure 22 or Figure 21.
VDDHS11 21
28
Power 1.1-V (±5%) supply. Refer to Figure 22 or Figure 21.
VDDL11 7
41
Power 1.1-V (±5%) Digital supply. Refer to Figure 22 or Figure 21.
VDDP11 17 Power 1.1-V (±5%) PLL supply. Refer to Figure 22 or Figure 21.
VDDS11 25 Power 1.1-V (±5%) Serializer supply. Refer to Figure 22 or Figure 21.
VDDIO 3
46
Power 1.8-V (±5%) IO supply. Refer to Figure 22 or Figure 21.
GND Thermal
Pad
GND Ground. Connect to Ground plane with at least 9 vias.
OTHER
RES0
RES1
2
29
Reserved. Tie to GND.
RES2 30 Reserved. Connect with 50Ω to GND.
剩余78页未读,继续阅读
资源评论


不觉明了
- 粉丝: 834
- 资源: 4209
上传资源 快速赚钱
我的内容管理 收起
我的资源 快来上传第一个资源
我的收益
登录查看自己的收益我的积分 登录查看自己的积分
我的C币 登录后查看C币余额
我的收藏
我的下载
下载帮助


会员权益专享
安全验证
文档复制为VIP权益,开通VIP直接复制
