没有合适的资源?快使用搜索试试~ 我知道了~
TI-TLV320AIC3206.pdf
需积分: 5 0 下载量 2 浏览量
2022-12-03
23:44:17
上传
评论 4
收藏 1.49MB PDF 举报
温馨提示
试读
53页
TI-TLV320AIC3206.pdf
资源详情
资源评论
SPI_Select
IN1_R
IN2_R
IN3_R
IN3_L
IN2_L
IN1_L
Left
ADC
DRC
t
pl
Left
DAC
AGC
*
+
+
+
+
*
ADC
Signal
Proc.
DAC
Signal
Proc.
Right
ADC
DRC
t
pr
Right
DAC
AGC
*
*
ADC
Signal
Proc.
DAC
Signal
Proc.
+
+
+
+
Vol. Ctrl
Vol. Ctrl
Data Interface
Gain Adj.
Gain Adj.
0…
+47.5 dB
0.5 dB steps
0…+47.5 dB
0.5 dB
steps
-6...+14dB
1dB steps
-6...+29dB
1dB steps
-6...+29dB
1dB steps
-6...+14dB
1dB steps
SPI / I2C
Control Block
Pin Muxing / Clock Routing
Sec.
I
2
S I/F
Primary
I
2
S Interface
Dig
Mic
Inter
rupt
PLL
Mic
Bias
Ref
MicBias
Ref
SDA/MOSI
MISO
SCLK
MCLK
GPIO
DOUT
DIN
BCLK
WCLK
HPL
LOL
HPR
LOR
Reset
-30...0 dB
-30...0 dB
Charge
Pump
GND_ Sense
MicDet
VNEG
Fly_N
DVSS_CP
Fly_P
DVDD_CP
SCL/SS
Supplies
DVdd
Vsys
IOVdd
Avss (GND)
DVss (GND)
IOVss (GND)
DRVdd_HP
GND
AVdd
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
TLV320AIC3206
SLAS649C –DECEMBER 2010–REVISED NOVEMBER 2014
TLV320AIC3206 Ultra Low-Power Stereo Audio Codec
1 Features 2 Applications
1
• Stereo Audio DAC with 100-dB SNR
• Portable Navigation Devices (PND)
• 5.8-mW Stereo 48-ksps DAC-to-Ground-Centered • Portable Media Player (PMP)
Headphone Playback
• Mobile Handsets
• Stereo Audio ADC with 93-dB SNR
• Communication
• 5.2-mW Stereo 48-ksps ADC Record
• Portable Computing
• PowerTune™
3 Description
• Extensive Signal Processing Options
The TLV320AIC3206 (sometimes referred to as the
• Six Single-Ended or 3 Fully-Differential Analog
AIC3206) is a flexible, low-power, low-voltage stereo
Inputs
audio codec with programmable inputs and outputs,
• Stereo Analog and Digital Microphone Inputs
PowerTune capabilities, fixed predefined and
• Ground-Centered Stereo Headphone Outputs
parameterizable signal processing blocks, integrated
PLL and flexible digital interfaces.
• Very Low-Noise PGA
• Low Power Analog Bypass Mode
Device Information
(1)
• Programmable Microphone Bias
PART NUMBER PACKAGE BODY SIZE (NOM)
• Programmable PLL
WQFN (40) 5.00 mm x 5.00 mm
TLV320AIC3206
• 5-mm x 5-mm 40-pin QFN or 3.5-mm x 3.3-mm
DSBGA (42) 3.49 mm x 3.29 mm
42-ball WCSP (DSBGA) Package
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
4 Simplified Block Diagram
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TLV320AIC3206
SLAS649C –DECEMBER 2010–REVISED NOVEMBER 2014
www.ti.com
Table of Contents
8.16 I
2
C Interface Timing .............................................. 19
1 Features.................................................................. 1
8.17 SPI Interface Timing ............................................. 20
2 Applications ........................................................... 1
8.18 Typical Characteristics.......................................... 21
3 Description ............................................................. 1
9 Parameter Measurement Information ................ 23
4 Simplified Block Diagram ..................................... 1
10 Detailed Description ........................................... 23
5 Revision History..................................................... 2
10.1 Overview ............................................................... 23
6 Device Comparison Table..................................... 3
10.2 Functional Block Diagram ..................................... 24
7 Pin Configuration and Functions......................... 4
10.3 Feature Description............................................... 24
8 Specifications......................................................... 6
10.4 Device Functional Modes...................................... 31
8.1 Absolute Maximum Ratings ...................................... 6
10.5 Register Map......................................................... 32
8.2 Handling Ratings....................................................... 7
11 Application and Implementation........................ 36
8.3 Recommended Operating Conditions....................... 7
11.1 Application Information.......................................... 36
8.4 Thermal Information.................................................. 8
11.2 Typical Application ................................................ 36
8.5 Electrical Characteristics, ADC................................. 8
12 Power Supply Recommendations ..................... 40
8.6 Electrical Characteristics, Bypass Outputs ............. 10
13 Layout................................................................... 40
8.7 Electrical Characteristics, Microphone Interface..... 11
13.1 Layout Guidelines ................................................. 40
8.8 Electrical Characteristics, Audio DAC Outputs ....... 12
13.2 Layout Example .................................................... 41
8.9 Electrical Characteristics, Misc. .............................. 13
14 Device and Documentation Support ................. 42
8.10 Electrical Characteristics, Logic Levels................. 14
14.1 Documentation Support ........................................ 42
8.11 I
2
S/LJF/RJF Timing in Master Mode (see
Figure 1)................................................................... 14
14.2 Trademarks........................................................... 42
8.12 I
2
S/LJF/RJF Timing in Slave Mode (see
14.3 Electrostatic Discharge Caution............................ 42
Figure 2)................................................................... 15
14.4 Glossary................................................................ 42
8.13 DSP Timing in Master Mode (see Figure 3) ......... 16
15 Mechanical, Packaging, and Orderable
8.14 DSP Timing in Slave Mode (see Figure 4) ........... 17
Information ........................................................... 42
8.15 Digital Microphone PDM Timing (see Figure 5).... 18
5 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (October 2012) to Revision C Page
• Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device
Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
section ................................................................................................................................................................................... 1
• Added Note 1 to the Pin Functions table................................................................................................................................ 4
• Added " Audio input mux ac signal swing" to the Recommended Operating Conditions table .............................................. 7
• Added the Digital Microphone PDM Timing (see Figure 5) section ..................................................................................... 18
Changes from Revision A (December 2010) to Revision B Page
• Added WCSP package (YZF)................................................................................................................................................. 1
• Corrected typos and spelling errors throughout data sheet ................................................................................................... 1
• Updated block diagram to include Vsys pin ........................................................................................................................... 1
• Updated diagram to include Vsys pin................................................................................................................................... 36
• Updated power supply section to include Vsys.................................................................................................................... 40
2 Submit Documentation Feedback Copyright © 2010–2014, Texas Instruments Incorporated
Product Folder Links: TLV320AIC3206
TLV320AIC3206
www.ti.com
SLAS649C –DECEMBER 2010–REVISED NOVEMBER 2014
6 Device Comparison Table
PART NUMBER DESCRIPTION
TLV320AIC3254 Low power stereo audio codec with miniDSP.
TLV320AIC3204 Same as TLV320AIC3204 but without miniDSP.
TLV320AIC3256 Similar to TLV320AIC3254 but with ground centered headphone output.
TLV320AIC3206 Same as TLV320AIC3256 but without miniDSP.
Copyright © 2010–2014, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: TLV320AIC3206
MICDET
VNEG
FLY_N
DVss_CP
DVdd (40)
SCLK/MFP3
SCL/SSZ
SDA/MOSI
MISO/MFP4
SPI_SELECT
IN1_L
IN1_R
DIN/MFP1
WCLK
BCLK
MCLK
GPIO/MFP5
DVss
LOR
LOL
IN3_R
IN3_L
MICBIAS
REF
AVss
FLY_P
DOUT/MFP2
IOVss
GND_Sense
IN2_L
IN2_R
AVdd
Vsys
DRVDD_HP
HPR
HPL
DVdd_CP
Reset
DVss (1)
IOVdd
TLV320AIC3206
SLAS649C –DECEMBER 2010–REVISED NOVEMBER 2014
www.ti.com
7 Pin Configuration and Functions
QFN
WCSP
(RSB) Package
(YZF) Package
Bottom View
Bottom View
Pin Functions
PIN
WCSP
(YZF) TYPE
(1)
DESCRIPTION
QFN (RSB)
NAME
BALL NO.
NO.
DVss 1 B2 GND Digital ground. Device substrate.
DVss 2 A1 GND Digital ground
RESET 3 C5 DI Hardware reset
GPIO 4 B3 DI/O Primary function:
General purpose digital IO
MFP5 Secondary function:
CLKOUT output
INT1 output
INT2 output
Audio serial data bus ADC word clock output
Audio serial data bus (secondary) bit clock output
Audio serial data bus (secondary) word clock output
Digital microphone clock output
MCLK 5 A2 DI Master clock input
BCLK 6 B4 DI/O Audio serial data bus (primary) bit clock
WCLK 7 A3 DI/O Audio serial data bus (primary) word clock
DIN 8 A5 DI Primary function:
Audio serial data bus data input
MFP1 Secondary function:
Digital Microphone Input
General Purpose Clock Input
General Purpose Input
DOUT 9 A4 DO Primary function:
(1) DI (Digital Input), DO (Digital Output), DIO (Digital Input/Output), AI (Analog Input), AO (Analog Output), AIO (Analog Input/Output)
4 Submit Documentation Feedback Copyright © 2010–2014, Texas Instruments Incorporated
Product Folder Links: TLV320AIC3206
TLV320AIC3206
www.ti.com
SLAS649C –DECEMBER 2010–REVISED NOVEMBER 2014
Pin Functions (continued)
PIN
WCSP
(YZF) TYPE
(1)
DESCRIPTION
QFN (RSB)
NAME
BALL NO.
NO.
Audio serial data bus data output
MFP2 Secondary function:
General purpose output
Clock output
INT1 output
INT2 output
Audio serial data bus (secondary) bit clock output
Audio serial data bus (secondary) word clock output
IOVdd 10 A6 PWR Supply for IO buffers. 1.1V to 3.6V
IOVss 11 B5 GND Ground for IO buffers.
SCLK 12 C4 DI Primary function: (SPI_Select = 1)
SPI serial clock
MFP3 Secondary function:: (SPI_Select = 0)
Digital microphone input
Audio serial data bus (secondary) bit clock input
Audio serial data bus (secondary) DAC/common word clock input
Audio serial data bus (secondary) ADC word clock input
Audio serial data bus (secondary) data input
General purpose input
I
2
C interface serial clock (SPI_Select = 0)
SCL
13 B6 DI
SS
SPI interface mode chip-select signal (SPI_Select = 1)
I
2
C interface mode serial data input (SPI_Select = 0)
SDA
14 C3 DI/O
MOSI
SPI interface mode serial data input (SPI_Select = 1)
MISO 15 D4 DO Primary function: (SPI_Select = 1)
Serial data output
MFP4 Secondary function: (SPI_Select = 0)
General purpose output
CLKOUT output
INT1 output
INT2 output
Audio serial data bus (primary) ADC word clock output
Digital microphone clock output
Audio serial data bus (secondary) data output
Audio serial data bus (secondary) bit clock output
Audio serial data bus (secondary) word clock output
SPI_SELECT 16 C6 DI Control mode select pin ( 1 = SPI, 0 = I
2
C )
Multifunction analog input,
IN1_L 17 D6 AI Single-ended configuration: MIC 1 or Line 1 left
Differential configuration: MIC or Line right, negative
Multifunction analog input,
IN1_R 18 E6 AI Single-ended configuration: MIC 1 or Line 1 right
Differential configuration: MIC or Line right, positive
Multifunction analog input,
IN2_L 19 F6 AI Single-ended configuration: MIC 2 or Line 2 right
Differential configuration: MIC or Line left, positive
Multifunction analog input,
IN2_R 20 G6 AI Single-ended configuration: MIC 2 or Line 2 right
Differential configuration: MIC or Line left, negative
AVss 21 E4, E5 GND Analog Ground
REF 22 G5 AO Reference voltage output for filtering
MICBIAS 23 G4 AO Microphone bias voltage output
Copyright © 2010–2014, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: TLV320AIC3206
剩余52页未读,继续阅读
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0
最新资源