TI-LMK02000.pdf
需积分: 5 171 浏览量
2022-11-30
20:59:01
上传
评论 4
收藏 1.02MB PDF 举报
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LMK02000
SNAS390D –NOVEMBER 2006–REVISED SEPTEMBER 2007
Precision Clock Conditioner with Integrated PLL
Check for Samples: LMK02000
All trademarks are the property of their respective owners.
1
1 Features
1
• 20 fs Additive Jitter
• Integrated Integer-N PLL with Outstanding
Normalized Phase Noise Contribution of -224
dBc/Hz
• Clock Output Frequency Range of 1 to 800 MHz
• 3 LVDS and 5 LVPECL Clock Outputs
• Dedicated Divider and Delay Blocks on Each
Clock Output
• Pin Compatible Family of Clocking Devices
• 3.15 to 3.45 V Operation
• Package: 48 Pin WQFN (7.0 x 7.0 x 0.8 mm)
2 Target Applications
• Data Converter Clocking
• Networking, SONET/SDH, DSLAM
• Wireless Infrastructure
• Medical
• Test and Measurement
• Military / Aerospace
3 Description
The LMK02000 precision clock conditioner combines
the functions of jitter cleaning/reconditioning,
multiplication, and distribution of a reference clock.
The device integrates a high performance Integer-N
Phase Locked Loop (PLL), three LVDS, and five
LVPECL clock output distribution blocks.
Each clock distribution block includes a
programmable divider, a phase synchronization
circuit, a programmable delay, a clock output mux,
and an LVDS or LVPECL output buffer. This allows
multiple integer-related and phase-adjusted copies of
the reference to be distributed to eight system
components.
The clock conditioner comes in a 48-pin WQFN
package and is footprint compatible with other
clocking devices in the same family.
剩余28页未读，继续阅读
资源评论
