没有合适的资源?快使用搜索试试~ 我知道了~
TI-SN74ALS236.pdf
需积分: 0 0 下载量 179 浏览量
2022-12-11
13:57:13
上传
评论 5
收藏 177KB PDF 举报
温馨提示
试读
11页
TI-SN74ALS236.pdf
资源推荐
资源详情
资源评论
SN74ALS236
64 × 4
ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SDAS107C – OCTOBER 1986 – REVISED APRIL 1998
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
D
Asynchronous Operation
D
Organized as 64 Words by 4 Bits
D
Data Rates up to 30 MHz
D
3-State Outputs
D
Package Options Include Plastic
Small-Outline Package (DW), Plastic
J-Leaded Chip Carriers (FN), and Standard
Plastic 300-mil DIPs (N)
description
The SN74ALS236 is a 256-bit memory utilizing
advanced low-power Schottky IMPACT
technology. It features high speed with fast
fall-through times and is organized as 64 words by
4 bits.
A first-in, first-out (FIFO) memory is a storage
device that allows data to be written into and read
from its array at independent data rates. The
SN74ALS236 is designed to process data at rates
up to 30 MHz in a bit-parallel format, word by
word.
Data is written into memory on the rising edge of
the shift-in (SI) input. When SI goes low, the first
data word ripples through to the output (see
Figure 1). As the FIFO fills up, the data words
stack up in the order they were written. When the
FIFO is full, additional shift-in pulses have no
effect. Data is shifted out of memory on the falling
edge of the shift-out (SO) input (see Figure 2). When the FIFO is empty, additional SO pulses have no effect.
The last data word remains at the outputs until a new word falls through or reset (RST
) goes low.
Status of the SN74ALS236 FIFO memory is monitored by the output-ready (OR) and input-ready (IR) flags.
When OR is high, valid data is available at the outputs. OR is low when SO is high and stays low when the FIFO
is empty. IR is high when the inputs are ready to receive more data. IR is low when SI is high and stays low when
the FIFO is full.
When the FIFO is empty, input data is shifted to the output automatically when SI goes low. If SO is held high
during this time, the OR flag pulses high, indicating valid data at the outputs (see Figure 3).
When the FIFO is full, data is shifted in automatically by holding SI high and taking SO low. One propagation
delay after SO goes low, IR goes high. If SI is still high when IR goes high, data at the inputs is automatically
shifted in. Since IR is normally low when the FIFO is full and SI is high, only a high-level pulse is seen on the
IR output (see Figure 4).
Copyright 1998, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
IMPACT is a trademark of Texas Instruments Incorporated.
NC
IR
SI
D0
D1
D2
D3
GND
DW OR N PACKAGE
(TOP VIEW)
3 2 1 20 19
910111213
4
5
6
7
8
18
17
16
15
14
OR
Q0
NC
Q1
Q2
SI
D0
NC
D1
D2
FN PACKAGE
(TOP VIEW)
NC
NC
RST
Q3
SO
D3
GND
NC
V
CC
IR
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
SO
OR
Q0
Q1
Q2
Q3
RST
NC – No internal connection
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SN74ALS236
64 × 4
ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SDAS107C – OCTOBER 1986 – REVISED APRIL 1998
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
description (continued)
The FIFO must be reset after power up with a low-level pulse on the master reset (RST) input. This sets IR high
and OR low, signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see
Figure 1). If SI is high when RST
goes high, the input data is shifted in and IR goes low and remains low until
SI goes low. If SI goes low before RST
goes high, the input data is not shifted in and IR goes high. Data outputs
are noninverting with respect to the data inputs.
The SN74ALS236 is characterized for operation from 0°C to 70°C.
logic symbol
†
Pin numbers shown are for the DW and N packages.
1D
4
D0 Q0
13
5
D1
Q1
12
6
D2
Q2
11
7
D3
Q3
10
FIFO 64 × 4
CTR
RST
3
SI
G2
R
9
OR
14
5 + /C1
15
SO
G3
4 –
IR
2
CT = 0
3
CT > 0
(CT > 0) G4
2
CT < 64
(CT < 64) G5
†
This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.
functional block diagram
FIFO
Input
Stage
D0
D1
D2
D3
Input-
Control
Logic
IR
SI
62 × 4 Bit
Register
Register-
Control
Logic
FIFO
Output
Stage
Output-
Control
Logic
Q0
Q1
Q2
Q3
OR
SO
RST
4
5
6
7
2
3
9
13
12
11
10
15
14
Pin numbers shown are for the DW and N packages.
SN74ALS236
64 × 4
ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SDAS107C – OCTOBER 1986 – REVISED APRIL 1998
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
D0
D1
D2
D3
RST
SI
Q0
Q1
Q2
Q3
SO
OR
IR
Word 64 Word 63 Word 3 Word 2
Word 1
Words 4 – 62
Same as 3 or 63
Data Inputs
Data Outputs
logic diagram (positive logic)
剩余10页未读,继续阅读
资源评论
不觉明了
- 粉丝: 3238
- 资源: 5614
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功