没有合适的资源?快使用搜索试试~ 我知道了~
TI-SN65LVCP15.pdf
0 下载量 139 浏览量
2022-12-16
21:49:55
上传
评论 3
收藏 747KB PDF 举报
温馨提示
![preview](https://dl-preview.csdnimg.cn/87302495/0001-f6bd72f96f97c211ff49fc667bdad695_thumbnail.jpeg)
![preview-icon](https://csdnimg.cn/release/downloadcmsfe/public/img/scale.ab9e0183.png)
试读
12页
以太网重定时器
资源推荐
资源详情
资源评论
![](https://csdnimg.cn/release/download_crawler_static/87302495/bg1.jpg)
SN65LVCP15
www.ti.com
SLLS875B –OCTOBER 2008–REVISED OCTOBER 2013
Link Replicator for Fibre Channel, Gigabit Ethernet, and HDTV Data Rates
Check for Samples: SN65LVCP15
1
FEATURES
• Replicates Serial Links Such as Fibre Channel, • 0.455 W Maximum Power Dissipation
Gigabit Ethernet, and HDTV Links
• 3.3 V Power Supply
• T11 Fibre Channel Compliant at 1.0634 Gb/s
• 28-Pin, 4,4 mm × 9,7 mm TSSOP Package
• IEEE802.3-2005 Gigabit Ethernet Compliant at
• Footprint Compatible with VSC7132
1.25 Gb/s (1000Base-X)
• Support for SMPTE-292M Data Rate at APPLICATIONS
1.485 Gb/s
• Test Equipment
• Compatible With VSC7132-01
• Gigabit Ethernet and Fibre Channel
• No External Components Required
Switches/Repeaters
DESCRIPTION
The SN65LVCP15 is a high performance serial link mux for use in Fibre Channel (1.0625 Gb/s), Gigabit Ethernet
(1.25 Gb/s), and other high speed interface applications. A common application involves a serializer/deserializer
(SerDes), such as the TLK2201B, which would normally be connected to the IN± and OUT± ports in order to
provide duplicate set of links on the IN0/OUT0 and IN1/OUT1 ports. This type of application is often used to
implement high speed test ports that can be monitored without affecting the serial data stream of the application.
A popular application is in Line Cards, that use serial links from a SerDes like TLK2201B (SLLS585), where the
SN65LVCP15 provides redundant, hot-swappable links to redundant Switch Fabric Cards.
During normal operation, IN is sent to both OUT0 and OUT1 whose buffers are enabled when OE0 and OE1 are
HIGH. OUT0 can select between IN and IN1. OUT1 can select between IN and IN0. OUT can select between
IN0 and IN1.
In Link Replicator applications, such as the Line Card to Switch Card links, IN is transmitted to both OUT0 and
OUT1 which either IN0 or IN1 is selected at OUT. In host Adapter applications, IN goes to OUT0 (an internal
connector) which returns data and IN0. IN0 is looped to OUT1 (an external connector) which returns data on IN1
and then back to the SerDes on OUT.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2008–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
![](https://csdnimg.cn/release/download_crawler_static/87302495/bg2.jpg)
IN±
IN0±
IN1±
OUT±
OUT0±
OUT1±
t
1
t
1
t
J
SN65LVCP15
SLLS875B –OCTOBER 2008–REVISED OCTOBER 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION
ORDERABLE PART NUMBER DESCRIPTION
SN65LVCP15PW
(1)
28-Pin TSSOP, 4,4 mm × 9,7 mm Body
(1) For the most current package and ordering information, see the Package Option Addendum at the end
of this document, or see the TI website at www.ti.com.
ABSOLUTE MAXIMUM RATINGS
(1)
VALUE UNIT
V
DD
Power supply voltage, TTL 0.5 to 4.0 V
V
IN(P)
DC input voltage, PECL –0.5 to V
DD
+0.5 V
V
IN(T)
DC input voltage, TTL –0.5 to +5.5 V
V
IN(TTL)
DC voltage applied to outputs for high output state –0.5 to V
DD
+0.5 V
ESD Electrostatic discharge voltage (human body model) 2 kV
T
JA
Junction to Ambient Thermal Resistance (Assumes High K Board) 61.7 °C/W
(1) Stresses listed under absolute maximum ratings may be applied to devices one at a time without causing permanent damage.
Functionality at or above the values listed is not implied. Exposure to theses values for extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
MIN MAX UNIT
V
DD
Power supply voltage 3.14 3.47 V
Operating temperature range –40 85 °C
AC ELECTRICAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
f Operating frequency range 1 1.5 Gb/s
t
1
Flow-through propagation delay Delay from any input to any output 1 ns
t
r
, t
f
Serial data rise and fall time 20% to 80% 300 ps
1 Gb/s to 1.25 Gb/s. Measured on K28.5+, K28.5– pattern 35
Deterministic jitter added to
t
DJ
ps pp
serial input
1.25 Gb/s to 1.5 Gb/s. Measured on K28.5+, K28.5– pattern 45
Figure 1. Timing Waveforms
2 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: SN65LVCP15
![](https://csdnimg.cn/release/download_crawler_static/87302495/bg3.jpg)
TX
RX
TLK2201B
SN65LVCP15
TX
RX
TLK2201B
SerDes
TX
RX
TLK2201B
SignalRepeatingExample
TX+
TX-
RX+
RX-
TX+
TX-
RX+
RX-
TLK2201B
RT
0.01 Fm
0.01 Fm
RT
0.01 Fm
0.01 Fm
O+
O-
I+
I-
O1+
O1-
I1+
I1-
SN65LVCP15
0.01 Fm
0.01 Fm
RT
RT
0.01 Fm
0.01 Fm
TLK2201B
R
R
R
R
SignalRe-DriverExample
SN65LVCP15
www.ti.com
SLLS875B –OCTOBER 2008–REVISED OCTOBER 2013
DC ELECTRICAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
IH(TTL)
Input HIGH voltage 2 5.5 V
V
IL(TTL)
Input LOWS voltage 0 0.8 V
I
IH(TTL)
Input HIGH current V
IN
= 2.4 V -100 100 μA
I
IL(TTL)
Input HIGH current V
IN
= 0.5 V –100 100 μA
V
DD
Supply voltage V
DD
= 3.30 V ±5% 3.14 3.47 V
I
DD
Supply current Outputs open, V
DD
= V
DD
max 131 mA
P
D
Power dissipation Outputs open, V
DD
= V
DD
max 455 mW
Receiver differential peak-to-peak input
ΔV
IN
AC coupled, Internally biased at V
DD
/2 300 2600 mV
PP
sensitivity (IN, IN0, IN1)
ΔV
OUT50
50 Ω to V
DD
– 2 V 1000 2200 mV
PP
Output differential peak-to-peak voltage swing
(OUT, OUT0, OUT1)
ΔV
OUT75
75 Ω to V
DD
– 2 V 1200 2200 mV
PP
APPLICATION EXAMPLE
R is 150 Ω for both 100 Ω differential or 150 Ω differential traces.
RT matches the differential impedance of the link.
For optimal signal integrity performance, A/C coupling is recommended.
Figure 2. TLK2201B and SN65LVCP15 Interconnect
Figure 3.
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: SN65LVCP15
剩余11页未读,继续阅读
资源评论
![avatar-default](https://csdnimg.cn/release/downloadcmsfe/public/img/lazyLogo2.1882d7f4.png)
![avatar](https://profile-avatar.csdnimg.cn/107303f5121d47e49d12d0a9ae68af10_weixin_54787054.jpg!1)
不觉明了
- 粉丝: 3267
- 资源: 5614
上传资源 快速赚钱
我的内容管理 展开
我的资源 快来上传第一个资源
我的收益
登录查看自己的收益我的积分 登录查看自己的积分
我的C币 登录后查看C币余额
我的收藏
我的下载
下载帮助
![voice](https://csdnimg.cn/release/downloadcmsfe/public/img/voice.245cc511.png)
![center-task](https://csdnimg.cn/release/downloadcmsfe/public/img/center-task.c2eda91a.png)
安全验证
文档复制为VIP权益,开通VIP直接复制
![dialog-icon](https://csdnimg.cn/release/downloadcmsfe/public/img/green-success.6a4acb44.png)