TI-SN74LV4040A-EP.pdf
需积分: 5 77 浏览量
2022-11-29
12:54:02
上传
评论 4
收藏 846KB PDF 举报
1
FEATURES
SN74LV4040A ...PWPACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Q
L
Q
F
Q
E
Q
G
Q
D
Q
C
Q
B
GND
V
CC
Q
K
Q
J
Q
H
Q
I
CLR
CLK
Q
A
DESCRIPTION/ORDERING INFORMATION
SN74LV4040A-EP
12 BIT ASYNCHRONOUS BINARY COUNTERS
SGDS030 – SEPTEMBER 2007
www.ti.com
• Controlled Baseline • I
off
Supports Partial-Power-Down Mode
Operation
– One Assembly
• Latch-Up Performance Exceeds 100 mA Per
– Test Site
JESD 78, Class II
– One Fabrication Site
• ESD Protection Exceeds JESD 22
• Extended Temperature Performance of – 55 ° C
– 2000-V Human-Body Model (A114-A)
to 125 ° C
– 200-V Machine Model (A115-A)
• Enhanced Diminishing Manufacturing Sources
(DMS) Support – 1000-V Charged-Device Model (C101)
• Enhanced Product-Change Notification xxx
• Qualification Pedigree
(1)
• 2-V to 5.5-V V
CC
Operation
• Typical V
OLP
(Output Ground Bounce)
<0.8 V at V
CC
= 3.3 V, T
A
= 25 ° C
• Typical V
OHV
(Output V
OH
Undershoot)
>2.3 V at V
CC
= 3.3 V, T
A
= 25 ° C
• Support Mixed-Mode Voltage Operation on All
Ports
• High On-Off Output-Voltage Ratio
• Low Crosstalk Between Switches
• Individual Switch Controls
• Extremely Low Input Current
(1) Component qualification in accordance with JEDEC and
industry standards to ensure reliable operation over an
extended temperature range. This includes, but is not limited
to, Highly Accelerated Stress Test (HAST) or biased 85/85,
temperature cycle, autoclave or unbiased HAST,
electromigration, bond intermetallic life, and mold compound
life. Such qualification testing should not be viewed as
justifying use of this component beyond specified
performance and environmental limits.
The SN74LV4040A device is a 12 bit asynchronous binary counter with the outputs of all stages available
externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The
count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits,
counter controls, and frequency-dividing circuits.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the devices when they are powered down.
ORDERING INFORMATION
(1)
T
A
PACKAGE
(2)
ORDERABLE PART NUMBER TOP-SIDE MARKING
– 55 ° C to 125 ° C TSSOP – PW Reel of 2000 SN74LV4040AMPWREP LW040A
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com .
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging .
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2007, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
剩余13页未读，继续阅读
资源评论
