安森美半导体ESD保护器件PACVGA105-D 数据手册.pdf


-
安森美半导体ESD保护器件PACVGA105-D 数据手册pdf,安森美半导体ESD保护器件PACVGA105-D 数据手册
PINDESCRIPTIONS LEAD(s) NAME DESCRIPTION HSYNC_OUT Horizontal sync signal buffer output Connects to the video connector side of the horizontal sync line HSYNC Horizontal sync signal buffer input. Connects to the VGA Controller side of the horizontal sync line 3,11 GNDD Digital ground reference supply pin RGB Vpgr supply pin. This is an isolated supply pin for the R, G and B ESd protection circuits Blue signal video protection channel. This pin is typically tied to the b video line between the VGA controller device and the video connector 6 Green signal video protection channel This pin is typically tied to the g video line between the VGA controller device and the video connector 7 R Red signal video protection channel. This pin is typically tied to the R video line between the VGA controller device and the video connector 8 GNDA Analog ground reference supply pin 9,16 Vcc supply pin. This is the main supply input for the DDC_CLK and DDC_DATA pullup resistors and ESD protection circuits. It is also connected to the sync buffers and to the ESD rotection diodes present on the hsYNc out and VSYNc OUT lines 10 DDC_DATA DDC data pin 12 DDC_CLK DDC clock pin 13 Vaux supply pin this is the supply input for the 50kQ2 pullups connected to the hSync and VSYNC buffer inputs 14 VSYNC Vertical sync signal buffer input connects to the vga controller side of the vertical sync line 15 VSYNC_OUT Vertical sync signal buffer output Connects to the video connector side of the vertical sync line Ordering Information PART NUMBERING INFORMATION Standard finish Lead-free Finish Pins Package Ordering Part Part Marking Ordering Part Numbe Number Part Marking 16 QSOP PACVGA105Q PACVGA105Q PACVGA105QR PACVGA105QR Note 1: Parts are shipped in Tape Reel form unless otherwise specified Specifications ABSOLUTE MAXIMUM RATINGS PARAMETER RATING UNITS Vcc, VBGB,VAux Supply Voltage Inputs GND-05]to+6.0 Diode Forward Current(one diode conducting at a time 0 mA DC Voltage at Inputs R G.B [GND-0.5]tce+0.5 V HSYNC VSYNC IGND-0.5]to[vaux +0.5 DDC CLK DDC DATA [GND-05]to N +0.5] V Operating Temperature Range 0to+70 °C Storage Temperature range 40to+150 C Package Power Rating 750 STANDARD OPERATING CONDITIONS SYMBOL PARAMETER MIN MAX UNITS Main Supply Voltage 4.5 5.5 RGD RGB Supply voltage 1.7 3.7 VAUX Auxiliary Supply Voltage 2.9 3.7 V vH Logic High Input Voltage( Note 1) 2.0 V Logic Low Input Voltage Note 1) 0.8 V Input Voltage RGB 0 HSYNC, VSYNC 0 DDC CLK DDC DATA 0 V High Level Output Current(Note 1) -8 Low Level Output Current(Note 1) 8 A T Free-air Operating temperature 0 十 C Note 1: These parameters apply only to the HSYNc and VSYNC signals ELECTRICAL OPERATING CHARACTERISTICS SEE NOTE 1) SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Diode Forward voltage =10mA 1.0 Logic High Output Voltage =-4mA,v=45V 4.0 Logic Low Output Voltage =4mA.V=4.5V 0.4 iNPut Current R, G and b pins V=3.63V,V=V or gND LA HSYNC, VSYNC pins HSYNC, VSYNC pi L1x=363V,y LA AUx =3.63V, VIN=GND -30 -72595 LA lcc Vcc Supply Current Vcr=5.5V; Vaux=Ver=2.97V; All inputs 100 LA and outputs floating Von Supply current R, G and B pins at V or GND; All 10 A inputs and outputs floating Input Capacitance Note 2 applies for all cases R, G and B pins 5 HSYNC, VSYNC pins 10 DDC_DATA, DDC_CLK pins 5 R Pull-up Resistance DDC DATA, DDC CLK pins 8 1.98 ko I ESD Withstand Voltage =5V;V8=3.3V; 8 KV V=3.3V: note 3 SYNC Buffer L=>H C=50pF;V=5.0V; 70150ns Propagation Delay R=500Q2: Note SYNC Buffer H=> L C=50pF;V=5.0V; 7.0 15.0 n PHL Propagation Delay R=500Q2; Note 4 tt SYNC Buffer Output Rise Fall CL=50pF: Vc=5.0V; 7.0 ns Times R= 5000: Note 4 Note 1: All parameters specified over standard operating conditions unless otherwise noted Note 2: Measured at 1MHz. R/G/B inputs biased at 1.65V with VeGr=3.3V DDC_CLK and DDC_Data biased at 2. 5V with V=5V HSYNC and VSYNC inputs biased at vaux or GND with Vaux=3.3v and Vu= 5v Note 3: Per the lEC-61000-4-2 International ESD Standard, Level 4 contact discharge method. VaaB and Vcc must be bypassed to GNd via a low impedance ground plane with a 0.2uF, low inductance, chip ceramic capacitor at each supply pin ESD pulse is applied between the applicable pins and GND. esd pulse can be positive or negative with respect to GND. Applicable pins are: R, G, B, HSYNC OUT, VSYNC_ OUT, DDC CLK and DDC DAtA. the HSYNC and VSYNc inputs are ESD protected to the industry standard 2kv per the Human Body Model ( MIL-STD-883, Method 3015 Note 4: Applicable to the SYNc buffers only. Input signals swing between ov and 3.0V, with rise and fall times s 5ns Guaranteed by correlation to buffer output drive currents Application Information o videρ DAC VI 53.3 Ouf 602uF 13 H-Sync HSYNC GNDA V-Sync 14 VSYNC GNDD 3,11 s DDc Data DDC DATA DDC Clk DDC CLK oo DIGITAL ANALOG GND Red PACVGA105 Blu HSYNC OUT VSYNC OUT H15 R 6G OH-Sync VF-VIDEO EMI Filter SF“ SYNC EN| Filter B v-sync o DDC Data O DDC Clk a Green Blue Figure 1. Typical Connection Diagram GNDA, the negative voltage rail for the R, G and b diodes is not connected internally to GNDD. GNDA should ideally be connected to the ground of the video dac IC. This will prevent any ground bounce caused by digital signals from injecting noise onto the R, G and B signals. Analog gnd and digital gnd are typically connected on the printed circuit board Mechanical details QSoP Mechanical Specifications PACVGA105 devices are packaged in 16-pin QSoP packages. Dimensions are presented below For complete information on the QsoP-16 package, see the California Micro Devices QSoP Package Information document PACKAGE DIMENSIONS TOP VIEW D Package QSOP (JEDEC name is SSOP) 1514131211109 Pins 16 日目目日日日日 Millimeters Inches Dimensions E Pin 1 Marking Min Max Mir Max A 1.35 1.75 0.053 0.069 A1 0.10 0.25 00040.010 12345678 0.20 0.30 0.008 0.012 BcD 0.18 0.25 0.007 0.010 SIDE VIEW 4.80 5.00 0.189 0.197 3.81 3.98 0.150 0.157 SEAT ING Al PLANE 0.64 BSC 0.025BSc H 5.79 6.19 0228 0.244 END VIEW 0.40 1.27 00160.050 per tube 100 pcs per tape 2500 pcs and reel Controlling dimension: inches Package Dimensions for QSoP-16 This is an approximate number which may vary ON Semiconductor and oNare registered trademarks of Semiconductor Components Industries, LLC (SCILLC) SCILLC reserves the right to make changes without further notice to any oroducts herein. SCILLC makes na warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Scilla assume any liability arising ut of the application or use of any product or ircuit and specific s cifications ca n and do vary in diferent applications and actual performance may vary over time. ll operating parameters, including"Typicals"must be validated for each customer application by customer's technical experts. SCiLLC does not convey any license under its patent rights nor the rignts of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or lor any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCiLLC products for any such unintended or unauthorized application buyer shall indemnify and hold SCILlC and its officers, employees, subsidiaries, affiliates, and distributors armless against all cla ms, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim cf personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Ecual Opportunity/ Affirmative Act on Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner 800-2829855 iterature Distribution Center tor on Semiconductor Toll Free USA/Canada P O. Box 5163. Denver Colorado 80217 USA http://www.onsemi.com/rderlit :303-675-21750800-3443860 Toll free USA/Canada 303-675-2176 or 800-344-3867 Toll Free USA/Canada Phone:421337902910 For additional ation, pleas contact your local orderlit@ onsemi com Sales Representative Phone:81-35773-3850

-
2019-09-15
227KB
安森美半导体ESD保护器件ESD4238-D 数据手册.pdf
2019-09-26安森美半导体ESD保护器件ESD4238-D 数据手册pdf,安森美半导体ESD保护器件ESD4238-D 数据手册
92KB
安森美半导体ESD保护器件ESD1014-D 数据手册.pdf
2019-10-29安森美半导体ESD保护器件ESD1014-D 数据手册pdf,安森美半导体ESD保护器件ESD1014-D 数据手册
124KB
安森美半导体ESD保护器件PACVGA200-D 数据手册.pdf
2019-10-25安森美半导体ESD保护器件PACVGA200-D 数据手册pdf,安森美半导体ESD保护器件PACVGA200-D 数据手册
1.0MB
安森美半导体ESD保护器件CM1213-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM1213-D 数据手册pdf,安森美半导体ESD保护器件CM1213-D 数据手册
1.6MB
安森美半导体ESD保护器件ESD7004-D 数据手册.pdf
2019-10-29安森美半导体ESD保护器件ESD7004-D 数据手册pdf,安森美半导体ESD保护器件ESD7004-D 数据手册
53KB
安森美半导体ESD保护器件NUP5120-D 数据手册.pdf
2019-09-16安森美半导体ESD保护器件NUP5120-D 数据手册pdf,安森美半导体ESD保护器件NUP5120-D 数据手册
593KB
安森美半导体ESD保护器件CM1223-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM1223-D 数据手册pdf,安森美半导体ESD保护器件CM1223-D 数据手册
386KB
安森美半导体ESD保护器件CM1241-D 数据手册.pdf
2019-10-18安森美半导体ESD保护器件CM1241-D 数据手册pdf,安森美半导体ESD保护器件CM1241-D 数据手册
384KB
安森美半导体ESD保护器件CM1224-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM1224-D 数据手册pdf,安森美半导体ESD保护器件CM1224-D 数据手册
174KB
安森美半导体ESD保护器件CM2009-D 数据手册.pdf
2019-10-18安森美半导体ESD保护器件CM2009-D 数据手册pdf,安森美半导体ESD保护器件CM2009-D 数据手册
269KB
安森美半导体ESD保护器件CM2031-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM2031-D 数据手册pdf,安森美半导体ESD保护器件CM2031-D 数据手册
814KB
安森美半导体ESD保护器件EMI4182-D 数据手册.pdf
2019-10-18安森美半导体ESD保护器件EMI4182-D 数据手册pdf,安森美半导体ESD保护器件EMI4182-D 数据手册
259KB
安森美半导体ESD保护器件CM1235-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM1235-D 数据手册pdf,安森美半导体ESD保护器件CM1235-D 数据手册
183KB
安森美半导体ESD保护器件CM1205-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM1205-D 数据手册pdf,安森美半导体ESD保护器件CM1205-D 数据手册
428KB
安森美半导体ESD保护器件PACSZ1284-D 数据手册.pdf
2019-10-25安森美半导体ESD保护器件PACSZ1284-D 数据手册pdf,安森美半导体ESD保护器件PACSZ1284-D 数据手册
181KB
安森美半导体ESD保护器件CM2006-D 数据手册.pdf
2019-10-18安森美半导体ESD保护器件CM2006-D 数据手册pdf,安森美半导体ESD保护器件CM2006-D 数据手册
101KB
安森美半导体ESD保护器件PACDN004-D 数据手册.pdf
2019-10-25安森美半导体ESD保护器件PACDN004-D 数据手册pdf,安森美半导体ESD保护器件PACDN004-D 数据手册
267KB
安森美半导体ESD保护器件CM1234-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM1234-D 数据手册pdf,安森美半导体ESD保护器件CM1234-D 数据手册
338KB
安森美半导体ESD保护器件CM1225-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM1225-D 数据手册pdf,安森美半导体ESD保护器件CM1225-D 数据手册
339KB
安森美半导体ESD保护器件PACDN042-D 数据手册.pdf
2019-10-25安森美半导体ESD保护器件PACDN042-D 数据手册pdf,安森美半导体ESD保护器件PACDN042-D 数据手册
262KB
安森美半导体ESD保护器件CM1236-D 数据手册.pdf
2019-10-31安森美半导体ESD保护器件CM1236-D 数据手册pdf,安森美半导体ESD保护器件CM1236-D 数据手册
94KB
安森美半导体ESD保护器件CM1219-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM1219-D 数据手册pdf,安森美半导体ESD保护器件CM1219-D 数据手册
125KB
安森美半导体ESD保护器件SMDA05C-D 数据手册.pdf
2019-10-25安森美半导体ESD保护器件SMDA05C-D 数据手册pdf,安森美半导体ESD保护器件SMDA05C-D 数据手册
221KB
安森美半导体ESD保护器件CM1771-D 数据手册.pdf
2019-10-18安森美半导体ESD保护器件CM1771-D 数据手册pdf,安森美半导体ESD保护器件CM1771-D 数据手册
107KB
安森美半导体ESD保护器件PACDN009-D 数据手册.pdf
2019-10-25安森美半导体ESD保护器件PACDN009-D 数据手册pdf,安森美半导体ESD保护器件PACDN009-D 数据手册
868KB
安森美半导体ESD保护器件EMI4183-D 数据手册.pdf
2019-10-18安森美半导体ESD保护器件EMI4183-D 数据手册pdf,安森美半导体ESD保护器件EMI4183-D 数据手册
308KB
安森美半导体ESD保护器件CM2030-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM2030-D 数据手册pdf,安森美半导体ESD保护器件CM2030-D 数据手册
302KB
安森美半导体ESD保护器件CM1233-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM1233-D 数据手册pdf,安森美半导体ESD保护器件CM1233-D 数据手册
316KB
安森美半导体ESD保护器件CM1641-D 数据手册.pdf
2019-10-18安森美半导体ESD保护器件CM1641-D 数据手册pdf,安森美半导体ESD保护器件CM1641-D 数据手册
319KB
安森美半导体ESD保护器件CM1230-D 数据手册.pdf
2019-10-24安森美半导体ESD保护器件CM1230-D 数据手册pdf,安森美半导体ESD保护器件CM1230-D 数据手册
-
博客
nmap大全
nmap大全
-
博客
+ $exception {“在与 SQL Server 建立连接时出现与网络相关的或特定于实例的错误。未找到或无法访问服务器。请验证实例名称是否正确并且 SQL Server 已配置为允许远程连接
+ $exception {“在与 SQL Server 建立连接时出现与网络相关的或特定于实例的错误。未找到或无法访问服务器。请验证实例名称是否正确并且 SQL Server 已配置为允许远程连接
-
博客
京东logo之gif图
京东logo之gif图
-
下载
基于信息分离和邻居惩罚选择的多目标优化
基于信息分离和邻居惩罚选择的多目标优化
-
下载
RFC-3550-中文版.zip
RFC-3550-中文版.zip
-
下载
HTML5动态效果制作方法整理
HTML5动态效果制作方法整理
-
下载
非线性Tavis-Cummings模型的Berry相位
非线性Tavis-Cummings模型的Berry相位
-
学院
响应式编程入门与实战(Reactor、WebFlux、R2DBC)
响应式编程入门与实战(Reactor、WebFlux、R2DBC)
-
下载
ES索引的基础操作.postman_collection.json
ES索引的基础操作.postman_collection.json
-
博客
Java —— 简化多个if-else(枚举enum与switch的配合使用)
Java —— 简化多个if-else(枚举enum与switch的配合使用)
-
下载
在线支付公司Stripe的服务发现架构设计过程分享
在线支付公司Stripe的服务发现架构设计过程分享
-
学院
用微服务spring cloud架构打造物联网云平台
用微服务spring cloud架构打造物联网云平台
-
学院
MaxScale 实现 MySQL 读写分离与负载均衡
MaxScale 实现 MySQL 读写分离与负载均衡
-
学院
Python启蒙到架构师的核心技术精讲课程
Python启蒙到架构师的核心技术精讲课程
-
下载
SAM模式:构建函数响应式前端架构过程中学到的经验
SAM模式:构建函数响应式前端架构过程中学到的经验
-
学院
2021 PHP租车系统 毕业设计 毕设源码 源代码使用教程
2021 PHP租车系统 毕业设计 毕设源码 源代码使用教程
-
下载
SILEX-I超短脉冲激光装置放大前级输出能量稳定性提升
SILEX-I超短脉冲激光装置放大前级输出能量稳定性提升
-
学院
歌声合成从入门到精通
歌声合成从入门到精通
-
博客
命令模式(Command)
命令模式(Command)
-
学院
C++MFC开发远程控制软件教程(VS2013)
C++MFC开发远程控制软件教程(VS2013)
-
学院
PPTP_NNN 服务生产环境实战教程
PPTP_NNN 服务生产环境实战教程
-
学院
NFS 网络文件系统
NFS 网络文件系统
-
博客
Python查找含任一关键词的文本片段
Python查找含任一关键词的文本片段
-
下载
SNOW-V-VHDL
SNOW-V-VHDL
-
博客
Sping中的注解都有哪些作用?
Sping中的注解都有哪些作用?
-
下载
设计用于超窄线宽激光器超稳法布里珀罗腔的支撑方式
设计用于超窄线宽激光器超稳法布里珀罗腔的支撑方式
-
下载
华工信号与系统真题与详解.zip
华工信号与系统真题与详解.zip
-
学院
spark大数据分析与实战
spark大数据分析与实战
-
博客
idea直接上传jar到linux
idea直接上传jar到linux
-
博客
星期四 2021年2月25日
星期四 2021年2月25日