################################################################################
# Vivado (TM) v2019.2 (64-bit)
#
# README.txt: Please read the sections below to understand the steps required
# to simulate the design for a simulator, the directory structure
# and the generated exported files.
#
################################################################################
1. Simulate Design
To simulate design, cd to the simulator directory and execute the script.
For example:-
% cd questa
% ./top.sh
The export simulation flow requires the Xilinx pre-compiled simulation library
components for the target simulator. These components are referred using the
'-lib_map_path' switch. If this switch is specified, then the export simulation
will automatically set this library path in the generated script and update,
copy the simulator setup file(s) in the exported directory.
If '-lib_map_path' is not specified, then the pre-compiled simulation library
information will not be included in the exported scripts and that may cause
simulation errors when running this script. Alternatively, you can provide the
library information using this switch while executing the generated script.
For example:-
% ./top.sh -lib_map_path /design/questa/clibs
Please refer to the generated script header 'Prerequisite' section for more details.
2. Directory Structure
By default, if the -directory switch is not specified, export_simulation will
create the following directory structure:-
<current_working_directory>/export_sim/<simulator>
For example, if the current working directory is /tmp/test, export_simulation
will create the following directory path:-
/tmp/test/export_sim/questa
If -directory switch is specified, export_simulation will create a simulator
sub-directory under the specified directory path.
For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim'
command will create the following directory:-
/tmp/test/my_test_area/func_sim/questa
By default, if -simulator is not specified, export_simulation will create a
simulator sub-directory for each simulator and export the files for each simulator
in this sub-directory respectively.
IMPORTANT: Please note that the simulation library path must be specified manually
in the generated script for the respective simulator. Please refer to the generated
script header 'Prerequisite' section for more details.
3. Exported script and files
Export simulation will create the driver shell script, setup files and copy the
design sources in the output directory path.
By default, when the -script_name switch is not specified, export_simulation will
create the following script name:-
<simulation_top>.sh (Unix)
When exporting the files for an IP using the -of_objects switch, export_simulation
will create the following script name:-
<ip-name>.sh (Unix)
Export simulation will create the setup files for the target simulator specified
with the -simulator switch.
For example, if the target simulator is "ies", export_simulation will create the
'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib'
file.
没有合适的资源?快使用搜索试试~ 我知道了~
FPGA MPSoC_XCZU2EG驱动双路OV5640采集视频,TFT-LCD显示(Verilog HDL实现)
共734个文件
v:97个
xml:92个
txt:78个
1.该资源内容由用户上传,如若侵权请联系客服进行举报
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
版权申诉
0 下载量 9 浏览量
2023-04-25
18:15:25
上传
评论
收藏 123.49MB ZIP 举报
温馨提示
FPGA MPSoC XCZU2CG、XCZU2EG和XCZU4EV驱动程序。 基于Vivado Design Suite和Verilog HDL实现。 项目代码可顺利编译运行~
资源推荐
资源详情
资源评论
收起资源包目录
FPGA MPSoC_XCZU2EG驱动双路OV5640采集视频,TFT-LCD显示(Verilog HDL实现) (734个子文件)
__synthesis_is_complete__ 0B
runme.bat 229B
runme.bat 229B
bd_9054.bd 12KB
dual_ov5640_lcd.bit 5.31MB
bd_9054.bmm 688B
bd_9054.bxml 7KB
dual_ov5640_lcd_routed.dcp 12.6MB
dual_ov5640_lcd_placed.dcp 10.48MB
dual_ov5640_lcd_physopt.dcp 10.43MB
dual_ov5640_lcd_opt.dcp 8.11MB
dual_ov5640_lcd.dcp 5.8MB
ddr4_0_phy.dcp 1.06MB
ila_0.dcp 894KB
ila_0.dcp 886KB
ila_0.dcp 835KB
ila_0.dcp 833KB
ila_0.dcp 810KB
ila_0.dcp 799KB
ila_0.dcp 758KB
ila_0.dcp 755KB
ila_0.dcp 716KB
ila_0.dcp 706KB
ila_0.dcp 691KB
ila_0.dcp 683KB
ila_0.dcp 656KB
ila_0.dcp 610KB
ila_0.dcp 570KB
dbg_hub.dcp 372KB
dbg_hub.dcp 364KB
dbg_hub.dcp 353KB
wr_fifo.dcp 220KB
compile.do 1KB
compile.do 1KB
compile.do 1005B
compile.do 1005B
compile.do 954B
compile.do 954B
compile.do 940B
compile.do 940B
compile.do 763B
compile.do 739B
compile.do 720B
compile.do 702B
compile.do 698B
compile.do 688B
compile.do 658B
compile.do 648B
simulate.do 333B
simulate.do 333B
simulate.do 326B
simulate.do 326B
simulate.do 326B
simulate.do 326B
simulate.do 303B
simulate.do 294B
simulate.do 294B
simulate.do 287B
simulate.do 279B
simulate.do 279B
elaborate.do 205B
elaborate.do 205B
simulate.do 191B
simulate.do 191B
simulate.do 189B
simulate.do 187B
elaborate.do 175B
elaborate.do 159B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
simulate.do 11B
simulate.do 11B
simulate.do 11B
simulate.do 11B
calibration_ddr.elf 91KB
mb_bootloop_le.elf 643B
mb_bootloop_le.elf 643B
run.f 800B
run.f 800B
run.f 772B
run.f 772B
run.f 454B
run.f 438B
run.f 333B
run.f 321B
usage_statistics_webtalk.html 92KB
共 734 条
- 1
- 2
- 3
- 4
- 5
- 6
- 8
资源评论
不脱发的程序猿
- 粉丝: 24w+
- 资源: 5758
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功