################################################################################
# Vivado (TM) v2019.2 (64-bit)
#
# README.txt: Please read the sections below to understand the steps required
# to simulate the design for a simulator, the directory structure
# and the generated exported files.
#
################################################################################
1. Simulate Design
To simulate design, cd to the simulator directory and execute the script.
For example:-
% cd questa
% ./top.sh
The export simulation flow requires the Xilinx pre-compiled simulation library
components for the target simulator. These components are referred using the
'-lib_map_path' switch. If this switch is specified, then the export simulation
will automatically set this library path in the generated script and update,
copy the simulator setup file(s) in the exported directory.
If '-lib_map_path' is not specified, then the pre-compiled simulation library
information will not be included in the exported scripts and that may cause
simulation errors when running this script. Alternatively, you can provide the
library information using this switch while executing the generated script.
For example:-
% ./top.sh -lib_map_path /design/questa/clibs
Please refer to the generated script header 'Prerequisite' section for more details.
2. Directory Structure
By default, if the -directory switch is not specified, export_simulation will
create the following directory structure:-
<current_working_directory>/export_sim/<simulator>
For example, if the current working directory is /tmp/test, export_simulation
will create the following directory path:-
/tmp/test/export_sim/questa
If -directory switch is specified, export_simulation will create a simulator
sub-directory under the specified directory path.
For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim'
command will create the following directory:-
/tmp/test/my_test_area/func_sim/questa
By default, if -simulator is not specified, export_simulation will create a
simulator sub-directory for each simulator and export the files for each simulator
in this sub-directory respectively.
IMPORTANT: Please note that the simulation library path must be specified manually
in the generated script for the respective simulator. Please refer to the generated
script header 'Prerequisite' section for more details.
3. Exported script and files
Export simulation will create the driver shell script, setup files and copy the
design sources in the output directory path.
By default, when the -script_name switch is not specified, export_simulation will
create the following script name:-
<simulation_top>.sh (Unix)
When exporting the files for an IP using the -of_objects switch, export_simulation
will create the following script name:-
<ip-name>.sh (Unix)
Export simulation will create the setup files for the target simulator specified
with the -simulator switch.
For example, if the target simulator is "ies", export_simulation will create the
'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib'
file.
没有合适的资源?快使用搜索试试~ 我知道了~
FPGA MPSoC_XCZU4EV驱动OV5640采集视频,HDMI显示(Verilog HDL实现)
共679个文件
txt:80个
v:79个
sv:62个
1.该资源内容由用户上传,如若侵权请联系客服进行举报
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
版权申诉
5星 · 超过95%的资源 1 下载量 43 浏览量
2023-04-25
18:24:46
上传
评论
收藏 113.05MB ZIP 举报
温馨提示
FPGA MPSoC XCZU2CG、XCZU2EG和XCZU4EV驱动程序。 基于Vivado Design Suite和Verilog HDL实现。 项目代码可顺利编译运行~
资源推荐
资源详情
资源评论
收起资源包目录
FPGA MPSoC_XCZU4EV驱动OV5640采集视频,HDMI显示(Verilog HDL实现) (679个子文件)
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
bd_9054.bd 12KB
ov5640_hdmi.bit 7.44MB
bd_9054.bmm 730B
bd_9054.bxml 7KB
ov5640_hdmi_routed.dcp 11.47MB
ov5640_hdmi_placed.dcp 9.54MB
ov5640_hdmi_physopt.dcp 9.5MB
ov5640_hdmi_opt.dcp 7.39MB
ov5640_hdmi.dcp 5.33MB
ddr4_0_phy.dcp 1.06MB
ddr4_0_phy.dcp 1.06MB
dbg_hub.dcp 353KB
dbg_hub.dcp 353KB
wr_fifo.dcp 221KB
wr_fifo.dcp 221KB
wr_fifo.dcp 220KB
clk_wiz_0.dcp 11KB
clk_wiz_0.dcp 11KB
clk_wiz_0.dcp 11KB
compile.do 10KB
compile.do 10KB
compile.do 10KB
compile.do 10KB
compile.do 1KB
compile.do 1KB
compile.do 1KB
compile.do 1KB
compile.do 989B
compile.do 989B
compile.do 975B
compile.do 975B
compile.do 742B
compile.do 718B
compile.do 677B
compile.do 667B
simulate.do 460B
simulate.do 452B
simulate.do 452B
simulate.do 333B
simulate.do 333B
elaborate.do 332B
simulate.do 326B
simulate.do 326B
simulate.do 326B
simulate.do 326B
simulate.do 311B
simulate.do 306B
simulate.do 306B
elaborate.do 205B
elaborate.do 205B
simulate.do 195B
simulate.do 191B
simulate.do 191B
simulate.do 189B
elaborate.do 183B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
simulate.do 11B
simulate.do 11B
simulate.do 11B
simulate.do 11B
calibration_ddr.elf 91KB
mb_bootloop_le.elf 643B
mb_bootloop_le.elf 643B
run.f 8KB
run.f 8KB
run.f 835B
run.f 835B
run.f 807B
run.f 807B
run.f 531B
run.f 515B
usage_statistics_webtalk.html 90KB
ov5640_hdmi.hwdef 28KB
ddr4_0_microblaze_mcs.hwdef 28KB
ddr4_0_microblaze_mcs.hwh 274KB
xsim.ini 26KB
xsim.ini 26KB
xsim.ini 26KB
共 679 条
- 1
- 2
- 3
- 4
- 5
- 6
- 7
资源评论
- weixin_422331222024-01-13资源内容详细全面,与描述一致,对我很有用,有一定的使用价值。
不脱发的程序猿
- 粉丝: 24w+
- 资源: 5834
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- Python 常用标准库模块 1
- 弱电系统方案设计安防监控技术资料门禁网络工程图纸报价资料图纸案例典型案例:万达消防系统图
- 一篇精雕细琢的 Python 进阶总结
- man,what can I say;
- 弱电系统方案设计安防监控技术资料门禁网络工程图纸报价资料图纸案例第四篇:电缆分接箱部分
- 一篇精雕细琢的 Python 入门总结
- 基于 vxe-table 表格的适配插件,用于兼容 ant-design-vue 组件库
- 弱电系统方案设计安防监控技术资料门禁网络工程图纸报价资料图纸案例第三部分:开关站通用设计模块(24张)
- 基于 vxe-table 表格的适配插件,用于兼容 element-ui、element-plus 组件库
- unity读取表格用到的dll文件
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功