################################################################################
# Vivado (TM) v2019.2 (64-bit)
#
# README.txt: Please read the sections below to understand the steps required
# to simulate the design for a simulator, the directory structure
# and the generated exported files.
#
################################################################################
1. Simulate Design
To simulate design, cd to the simulator directory and execute the script.
For example:-
% cd questa
% ./top.sh
The export simulation flow requires the Xilinx pre-compiled simulation library
components for the target simulator. These components are referred using the
'-lib_map_path' switch. If this switch is specified, then the export simulation
will automatically set this library path in the generated script and update,
copy the simulator setup file(s) in the exported directory.
If '-lib_map_path' is not specified, then the pre-compiled simulation library
information will not be included in the exported scripts and that may cause
simulation errors when running this script. Alternatively, you can provide the
library information using this switch while executing the generated script.
For example:-
% ./top.sh -lib_map_path /design/questa/clibs
Please refer to the generated script header 'Prerequisite' section for more details.
2. Directory Structure
By default, if the -directory switch is not specified, export_simulation will
create the following directory structure:-
<current_working_directory>/export_sim/<simulator>
For example, if the current working directory is /tmp/test, export_simulation
will create the following directory path:-
/tmp/test/export_sim/questa
If -directory switch is specified, export_simulation will create a simulator
sub-directory under the specified directory path.
For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim'
command will create the following directory:-
/tmp/test/my_test_area/func_sim/questa
By default, if -simulator is not specified, export_simulation will create a
simulator sub-directory for each simulator and export the files for each simulator
in this sub-directory respectively.
IMPORTANT: Please note that the simulation library path must be specified manually
in the generated script for the respective simulator. Please refer to the generated
script header 'Prerequisite' section for more details.
3. Exported script and files
Export simulation will create the driver shell script, setup files and copy the
design sources in the output directory path.
By default, when the -script_name switch is not specified, export_simulation will
create the following script name:-
<simulation_top>.sh (Unix)
When exporting the files for an IP using the -of_objects switch, export_simulation
will create the following script name:-
<ip-name>.sh (Unix)
Export simulation will create the setup files for the target simulator specified
with the -simulator switch.
For example, if the target simulator is "ies", export_simulation will create the
'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib'
file.
没有合适的资源?快使用搜索试试~ 我知道了~
FPGA XC7A35T实现以太网UDP网络通信(Verilog HDL实现).zip
共660个文件
v:81个
xml:72个
txt:63个
1.该资源内容由用户上传,如若侵权请联系客服进行举报
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
版权申诉
5星 · 超过95%的资源 1 下载量 58 浏览量
2023-04-03
18:48:05
上传
评论 1
收藏 42.04MB ZIP 举报
温馨提示
FPGA XC7A35T驱动程序,Verilog HDL实现。 项目代码可直接编译运行~
资源推荐
资源详情
资源评论
收起资源包目录
FPGA XC7A35T实现以太网UDP网络通信(Verilog HDL实现).zip (660个子文件)
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
eth_udp_loop.bit 3.86MB
eth_udp_loop.bit 2.09MB
eth_udp_loop_routed.dcp 1.08MB
eth_udp_loop_routed.dcp 1.01MB
eth_udp_loop_placed.dcp 934KB
eth_udp_loop_physopt.dcp 868KB
eth_udp_loop_placed.dcp 865KB
ila_0.dcp 810KB
ila_0.dcp 810KB
ila_0.dcp 806KB
ila_0.dcp 783KB
eth_udp_loop_opt.dcp 624KB
eth_udp_loop_opt.dcp 547KB
dbg_hub.dcp 347KB
eth_udp_loop.dcp 313KB
eth_udp_loop.dcp 304KB
sync_fifo_2048x32b.dcp 122KB
sync_fifo_2048x32b.dcp 110KB
sync_fifo_2048x32b.dcp 110KB
sync_fifo_2048x32b.dcp 109KB
sync_fifo_2048x32b.dcp 106KB
sync_fifo_2048x32b.dcp 106KB
sync_fifo_2048x32b.dcp 102KB
clk_wiz.dcp 10KB
clk_wiz.dcp 10KB
clk_wiz.dcp 10KB
clk_wiz.dcp 9KB
clk_wiz.dcp 9KB
compile.do 1KB
compile.do 1024B
compile.do 973B
compile.do 959B
compile.do 771B
compile.do 747B
compile.do 736B
compile.do 712B
compile.do 706B
compile.do 696B
compile.do 671B
compile.do 661B
simulate.do 359B
simulate.do 359B
simulate.do 355B
simulate.do 307B
simulate.do 303B
simulate.do 300B
simulate.do 300B
simulate.do 294B
simulate.do 294B
elaborate.do 227B
simulate.do 213B
simulate.do 191B
simulate.do 187B
elaborate.do 179B
elaborate.do 175B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
simulate.do 11B
simulate.do 11B
simulate.do 11B
run.f 819B
run.f 791B
run.f 525B
run.f 509B
run.f 472B
run.f 456B
usage_statistics_webtalk.html 47KB
usage_statistics_webtalk.html 46KB
hw_ila_data_1.ila 35KB
xsim.ini 26KB
xsim.ini 26KB
xsim.ini 22KB
vivado.jou 817B
vivado.jou 771B
vivado.jou 769B
vivado.jou 764B
vivado.jou 740B
vivado.jou 698B
共 660 条
- 1
- 2
- 3
- 4
- 5
- 6
- 7
资源评论
- weixin_423732892023-11-11非常有用的资源,可以直接使用,对我很有用,果断支持!
不脱发的程序猿
- 粉丝: 24w+
- 资源: 5773
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功