- 电磁四轮C车制作入门.pdf5 547浏览免费
- ICM-20601中文手册0 77浏览免费
- 自用0 369浏览免费
- UVC1.5规范协议英文原文0 145浏览免费
- BT Core_v5.20 94浏览免费
- ax7015 开发板用户手册0 64浏览免费
- Built the adder with 74LS175 with buzzers and lights. Once someone firstly respond, others can’t race to respond. Then, a host can use a switch to permit0 74浏览免费
- LC12S Datasheet0 97浏览免费
- CC1101 Datasheet0 55浏览免费
- DSP中的CCS软件使用教程0 66浏览免费
- HLK-V20规格书 V1.50 152浏览免费
- E22-400T22D产品规格及使用手册0 259浏览免费
- AS62-T27 产品手册0 67浏览免费
- ATK-LORA-01无线串口模块用户手册_V1.3.pdf0 161浏览免费
- 74hc595数据手册0 118浏览免费
- 74hc138数据手册0 200浏览免费
- MAX7219 数码管/点阵驱动芯片数据手册0 55浏览免费
- STM32F407VET6开发板电路图, STM32F407 Black Board0 88浏览免费
- stm32f4系列的使用手册, 对应型号为 stm32f405-415, stm32f407-417, stm32f427-437, stm32f429-439, 英文0 99浏览免费
- 亿佰特E01-ML01DP5(基于nRF24L01)用户手册0 148浏览免费
- KF6382 300Khz DC-DC升压IC EN datasheet 更新资源,请关注我的主页0 91浏览免费
- Using the GNU Compiler Collection For gcc version 8.3.0 (SiFive GCC 8.3.0-2019.08.0) 更多资源,请关注我的主页0 87浏览免费
- Debugging with gdb gdb调试官方指导手册 需要的朋友可以下载一下 更多资源,请关注我的主页0 101浏览免费
- BL602:基于RISC-V核的低功耗、高可靠Wi-Fi+BLE二合一SoC芯片; 官方datasheet。0 142浏览免费
- 0.96寸插接长排线OLED规格书0 87浏览免费
- 0.96寸OLED插接-短排规格书0 77浏览免费
- 30pin0.96寸OLED规格书0 68浏览免费
- 30pin0.96寸OLED规格书0 85浏览免费
- 0.96寸OLED15pin规格书0 89浏览免费
- 15pin焊接QG-2864KSWPG08 VER A规格书0 58浏览免费
- 0.96寸竖屏OLED规格书0 80浏览免费
- 0.96寸方屏OLED规格书0 111浏览免费
- 竖屏0.96寸OLED控制芯片SH1107规格书0 118浏览免费
- 0.96寸4针B版本结构图。0 47浏览免费
- 中景园0.96寸6针结构图0 54浏览免费
- 中景园0.96寸7针结构图0 72浏览免费
- 0.96寸15PIN-SPI原理图0 158浏览免费
- 中景园电子0.96OLED显示屏IIC接口原理图5 5009浏览免费
- PIC32系列参考手册 第33章 编程和诊断0 71浏览免费
- PIC32系列参考手册 第23章 SPI 模块0 94浏览免费
- 在树莓派4B上搭建samab共享,交叉编译环境,安装opencv,TensorFlow,ncs加速棒等环境0 128浏览免费
- HaaS物联网应用开发课程0 259浏览免费
- C语言常用库函数(含详细用法)(20210323173946).pdf0 353浏览免费
- CH340H、CH340S设计参考0 381浏览免费
- I2C总线协议文档0 81浏览免费
- PCA9546A芯片手册,一款I2cSwitech,Switch拥有4个通道,最多可以同时打开,分别选择将哪个通道的I2c设备挂载到I2c总线.0 677浏览免费
- 这是一款Lpc接口的SuperIo,简称:SIO0 496浏览免费
- P2020 QorIQ Integrated Processor Reference Manual0 1348浏览免费
- Verilog HDL是一种硬件描述语言,以文本形式来描述数字系统硬件的结构和行为的语言,用它可以表示逻辑电路图、逻辑表达式,还可以表示数字逻辑系统所完成的逻辑功能。 Verilog HDL和VHDL是世界上最流行的两种硬件描述语言,都是在20世纪80年代中期开发出来的。前者由Gateway Design Automation公司(该公司于1989年被Cadence公司收购)开发。两种HDL均为IEEE标准。 [1]0 26浏览免费
- Verilog HDL是一种硬件描述语言,以文本形式来描述数字系统硬件的结构和行为的语言,用它可以表示逻辑电路图、逻辑表达式,还可以表示数字逻辑系统所完成的逻辑功能。 Verilog HDL和VHDL是世界上最流行的两种硬件描述语言,都是在20世纪80年代中期开发出来的。前者由Gateway Design Automation公司(该公司于1989年被Cadence公司收购)开发。两种HDL均为IEEE标准。 [1]0 68浏览免费
- stm32f373RC_datasheet.pdf0 72浏览免费
- SEAboard Spartan7 FPGA开发板资料教程,主要包括开发板简介,实验步骤,相关实验等内容,对这个开发板感兴趣的童鞋可以参考一下。0 35浏览免费
- STM32 32F102x46_DS_CH0 63浏览免费
- JOS讲义实验第3章讲义义0 75浏览免费
- Determining the required stack sizes for a software project is a crucial part of the development process. The developer aims to create a stable application, while not wasting resources. This application note explains methods that help finding the optimal setting while looking specifically on the stack load caused by interrupt service routines (ISRs) in RTOS applications running on an Arm Cortex-M based processor. Stacks are memory regions where data is added or removed in a last-in-first-out (LIFO) manner. In an RTOS, each thread has a separate memory region for its stack. During function execution, data may be added on top of the stack; when the function exits, it removes that data from the stack.0 98浏览免费
- This application is based on a real-life performance issue observed in a network example for an STM32H7 evaluation board.0 55浏览免费
- STM32固件库使用手册0 32浏览免费
- In this project we will walk you through the process of building OpenOCD on Linux to work with Launchpad, debugging a project with GDB, and modifying the project behavior. OpenOCD opens up debug level development with GDB and GNU tools, but the current stable version does not have Launchpad support. Using this method of building the stable version with a patch provided by Spencer Oliver, we will be able to run OpenOCD with Launchpad support.0 96浏览免费
- This tutorial shows how to create and debug a basic project for the TI Tiva/Stellaris devices. We will use the Tiva C Series LaunchPad (EK-TM4C123GXL) to create and debug a basic “Blinking LED” project with Visual Studio.0 72浏览免费
- The first two rules guarantee the creation of a clear and transparent control flow structure that is easier to build, test, and analyze. The absence of dynamic memory allocation, stipulated by the third rule, eliminates a class of problems related to the allocation and freeing of memory, the use of stray pointers, etc. The next few rules (4 to 7) are fairly broadly accepted as standards for good coding style. Some benefits of other coding styles that have been advanced for safety critical systems, e.g., the discipline of “design by contract” can partly be found in rules 5 to 7.0 132浏览免费