没有合适的资源?快使用搜索试试~ 我知道了~
TI-TLC555M.pdf
需积分: 5 0 下载量 186 浏览量
2022-11-30
21:15:33
上传
评论 4
收藏 1.39MB PDF 举报
温馨提示
试读
42页
TI-TLC555M.pdf
资源推荐
资源详情
资源评论
R1
R
S
1
THRES
R
R
R
TRIG
2
1
GND
DISCH
7
3
OUT
6
V
DD
8
5
CONT
RESET
4
Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
Reference
Design
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TLC555
SLFS043I –SEPTEMBER 1983–REVISED JULY 2019
TLC555 LinCMOS™ Timer
1
1 Features
1
• Very low power consumption:
– 1-mW typical at V
DD
= 5 V
• Capable of operation in astable mode
• CMOS output capable of swinging rail to rail
• High output current capability
– Sink: 100-mA typical
– Source: 10-mA typical
• Output fully compatible with CMOS, TTL, and
MOS
• Low supply current reduces spikes during output
transitions
• Single-supply operation from 2 V to 15 V
• Functionally interchangeable with the NE555; has
same pinout
• ESD protection exceeds 2000 V per MIL-STD-
883C, method 3015.2
• Available in Q-temp automotive
– High-reliability automotive applications
– Configuration control and print support
– Qualification to automotive standards
2 Applications
• Precision timing
• Pulse generation
• Sequential timing
• Time delay generation
• Pulse width modulation
• Pulse position modulation
• Linear ramp generator
3 Description
The TLC555 is a monolithic timing circuit fabricated
using the TI LinCMOS™ process. The timer is fully
compatible with CMOS, TTL, and MOS logic and
operates at frequencies up to 2 MHz. Because of its
high input impedance, this device supports smaller
timing capacitors than those supported by the NE555
or LM555. As a result, more accurate time delays and
oscillations are possible. Power consumption is low
across the full range of power-supply voltage.
Like the NE555, the TLC555 has a trigger level equal
to approximately one-third of the supply voltage and a
threshold level equal to approximately two-thirds of
the supply voltage. These levels can be altered by
use of the control voltage terminal (CONT). When the
trigger input (TRIG) falls below the trigger level, the
flip-flop is set and the output goes high. If TRIG is
above the trigger level and the threshold input
(THRES) is above the threshold level, the flip-flop is
reset and the output is low. The reset input (RESET)
can override all other inputs and can be used to
initiate a new timing cycle. If RESET is low, the flip-
flop is reset and the output is low. Whenever the
output is low, a low-impedance path is provided
between the discharge terminal (DISCH) and GND.
All unused inputs must be tied to an appropriate logic
level to prevent false triggering.
Device Information
(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
TLC555C
SOIC (8) 4.90 mm × 3.91 mm
PDIP (8) 9.81 mm × 6.38 mm
SOP (8) 6.20 mm × 5.30 mm
TSSOP (14) 5.00 mm × 4.40 mm
TLC555I
SOIC (8) 4.90 mm × 3.91 mm
PDIP (8) 9.81 mm × 6.38 mm
TLC555M
LCCC (20) 8.89 mm × 8.89 mm
CDIP (8) 9.60 mm × 6.67 mm
TLC555Q SOIC (8) 4.90 mm × 3.91 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Schematic
2
TLC555
SLFS043I –SEPTEMBER 1983–REVISED JULY 2019
www.ti.com
Product Folder Links: TLC555
Submit Documentation Feedback Copyright © 1983–2019, Texas Instruments Incorporated
Table of Contents
1 Features.................................................................. 1
2 Applications ........................................................... 1
3 Description ............................................................. 1
4 Revision History..................................................... 2
5 Pin Configuration and Functions......................... 4
6 Specifications......................................................... 6
6.1 Absolute Maximum Ratings ...................................... 6
6.2 Recommended Operating Conditions....................... 6
6.3 Thermal Information.................................................. 6
6.4 Electrical Characteristics: V
DD
= 2 V for TLC555C,
V
DD
= 3 V for TLC555I............................................... 7
6.5 Electrical Characteristics: V
DD
= 5 V......................... 8
6.6 Electrical Characteristics: V
DD
= 15 V....................... 9
6.7 Operating Characteristics........................................ 11
6.8 Typical Characteristics............................................ 12
7 Detailed Description............................................ 14
7.1 Overview ................................................................. 14
7.2 Functional Block Diagram ....................................... 14
7.3 Feature Description................................................. 14
7.4 Device Functional Modes........................................ 19
8 Application and Implementation ........................ 20
8.1 Application Information............................................ 20
8.2 Typical Applications ................................................ 20
9 Power Supply Recommendations...................... 26
10 Layout................................................................... 27
10.1 Layout Guidelines ................................................. 27
10.2 Layout Example .................................................... 27
11 Device and Documentation Support ................. 28
11.1 Receiving Notification of Documentation Updates 28
11.2 Community Resources.......................................... 28
11.3 Trademarks........................................................... 28
11.4 Electrostatic Discharge Caution............................ 28
11.5 Glossary................................................................ 28
12 Mechanical, Packaging, and Orderable
Information ........................................................... 28
4 Revision History
Changes from Revision H (August 2016) to Revision I Page
• Added MIN value for input voltage in Absolute Maximum Ratings ........................................................................................ 6
• Added discharge pin in Absolute Maximum Ratings.............................................................................................................. 6
• Changed MIN supply voltage based on part number in Recommended Operating Conditions............................................. 6
• Added power dissipation capacitance TYP value in Electrical Characteristics: V
DD
= 2 V for TLC555C, V
DD
= 3 V for
TLC555I.................................................................................................................................................................................. 7
• Added trigger, threshold capacitance TYP value in Electrical Characteristics: V
DD
= 5 V ..................................................... 8
• Changed V
OH
test condition current to –1 mA in Electrical Characteristics: V
DD
= 5 V.......................................................... 8
• Added power dissipation capacitance TYP value in Electrical Characteristics: V
DD
= 5 V .................................................... 9
• Added trigger, threshold capacitance TYP value in Electrical Characteristics: V
DD
= 15 V ................................................... 9
• Added power dissipation capacitance TYP value in Electrical Characteristics: V
DD
= 15 V ................................................ 10
• Added Operating Characteristics to the Specifications section............................................................................................ 11
• Added Supply Current vs Supply Voltage chart to the Typical Characteristics section ....................................................... 12
• Added Control Impedance vs Temperature chart to the Typical Characteristics section .................................................... 12
• Added Output Low Resistance vs Temperature chart to the Typical Characteristics section.............................................. 12
• Added Output High Resistance vs Temperature chart to the Typical Characteristics section............................................. 12
• Added Propagation Delay vs Control Voltage chart, V
DD
= 2 V to the Typical Characteristics section ............................... 12
• Added Propagation Delay vs Control Voltage chart, V
DD
= 5 V to the Typical Characteristics section ............................... 12
• Changed trigger high hold time to 1 µs in the Monostable Operation section ..................................................................... 15
• Changed minimum monostable pulse width to 1 µs in the Monostable Operation section.................................................. 15
• Changed Output Pulse Duration vs Capacitance chart scale down to 0.001 ms in the Monostable Operation section...... 15
• Added more astable frequency formulas to the Astable Operation section ......................................................................... 17
• Changed scale on Free-Running Frequency vs Timing Capacitance chart up to 2 MHz in the Astable Operation section 18
• Added CONT pin table note to the Function Table in the Device Functional Modes section .............................................. 19
• Changed the application curve chart in the Pulse-Width Modulation section ...................................................................... 22
• Changed the application curve charts in the Pulse-Position Modulation section................................................................. 23
• Added clamping diodes to Sequential Timer Circuit in the Sequential Timer section.......................................................... 24
3
TLC555
www.ti.com
SLFS043I –SEPTEMBER 1983–REVISED JULY 2019
Product Folder Links: TLC555
Submit Documentation FeedbackCopyright © 1983–2019, Texas Instruments Incorporated
Revision History (continued)
• Added Designing for Improved ESD Performance section to the Application Information section...................................... 25
Changes from Revision G (November 2008) to Revision H Page
• Added Feature Description section, Device Functional Modes, Application and Implementation section, Power
Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,
Packaging, and Orderable Information section ...................................................................................................................... 1
• Changed values in the Thermal Information table to align with JEDEC standards................................................................ 6
• Deleted Dissipation Ratings table .......................................................................................................................................... 6
GND
TRIG
DISCH
THRES
CONT
OUT
RESET
1
2
3
4
8
7
6
5
V
DD
4
TLC555
SLFS043I –SEPTEMBER 1983–REVISED JULY 2019
www.ti.com
Product Folder Links: TLC555
Submit Documentation Feedback Copyright © 1983–2019, Texas Instruments Incorporated
5 Pin Configuration and Functions
D, P, PS, and JG Packages
8-Pin SOIC, PDIP, SOP, CDIP
Top View
Pin Functions: D, P, PS, and JG Packages
PIN
I/O DESCRIPTION
NAME
SOIC, PDIP,
SOP, CDIP
CONT 5 I Controls comparator thresholds. Outputs 2/3 V
DD
and allows bypass capacitor connection.
DISCH 7 O Open collector output to discharge timing capacitor.
GND 1 — Ground.
NC — — No internal connection.
OUT 3 O High current timer output signal.
RESET 4 I Active low reset input forces output and discharge low.
THRES 6 I End of timing input. THRES > CONT sets output low and discharge low.
TRIG 2 I Start of timing input. TRIG < 1/2 CONT sets output high and discharge open.
V
DD
8 — Power-supply voltage.
NC
GND
NC
V
DD
NC
4
5
6
7
8
9
3
10
2
11
1
12
20
13
19
18
17
16
15
14
NC
NC
DISCH
NC
THRES
NC
NC
RESET
NC
CONT
NC
TRIG
NC
OUT
NC
1
2
3
4
5
6
7
NC
OUT
NC
RESET
TRIG
NC
GND
THRES
NC
CONT
DISCH
NC
V
DD
NC
14
13
12
11
10
9
8
5
TLC555
www.ti.com
SLFS043I –SEPTEMBER 1983–REVISED JULY 2019
Product Folder Links: TLC555
Submit Documentation FeedbackCopyright © 1983–2019, Texas Instruments Incorporated
PW Package
14-Pin TSSOP
Top View
FK Package
20-Pin LCCC
Top View
Pin Functions: PW and FK
PIN
I/O DESCRIPTION
NAME TSSOP LCCC
CONT 8 12 I Controls comparator thresholds. Outputs 2/3 V
DD
and allows bypass capacitor connection.
DISCH 12 17 O Open-collector output to discharge timing capacitor.
GND 1 2 — Ground.
NC
2, 4, 6,
9, 11, 13
1, 3, 4, 6, 8,
9, 11, 13, 14,
16, 18, 19
— No internal connection.
OUT 5 7 O High current timer output signal.
RESET 7 10 I Active low reset input forces output and discharge low.
THRES 10 15 I End of timing input. THRES > CONT sets output low and discharge low.
TRIG 3 5 I Start of timing input. TRIG < 1/2 CONT sets output high and discharge open.
V
DD
14 20 — Power-supply voltage.
剩余41页未读,继续阅读
资源评论
不觉明了
- 粉丝: 3189
- 资源: 5486
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功