TI-LM5070.pdf资源-CSDN文库

需积分: 10 152 浏览量 2022-11-16 23:24:53 上传评论 5 收藏 1.08MB PDF 举报

资源详情

资源评论

RJ45

Connector

TX+ (1)

TX- (2)

RX+ (3)

RX- (6)

(4)

(7)

(5)

(8)

To PHY

Hot Plug Controller

In-rush and Fault

Current Limiting

DC-DC

Converter

Controller

Current Mode

IEEE 802.3af

Interface

UVLO

Signature Detection

Classification

LM5070

VDC

LM5070

www.ti.com

SNVS308G –OCTOBER 2004–REVISED APRIL 2013

LM5070 Integrated Power Over Ethernet PD Interface and PWM Controller

Check for Samples: LM5070

FEATURES

DESCRIPTION

The LM5070 power interface port and pulse width

• Fully Compliant 802.3af Power Interface Port

modulation (PWM) controller provides a complete

• 80V, 1Ω, 400 mA Internal MOSFET

integrated solution for Powered Devices (PD) that

• Programmable Inrush Current Limit

connect into Power over Ethernet (PoE) systems. The

LM5070 integrates an 80V, 400mA line connection

• Detection Resistor Disconnect Function

switch and associated control for a fully IEEE 802.3af

• Programmable Classification Current

compliant interface with a full featured current mode

• Programmable Under-voltage Lockout with

pulse width modulator dc-dc converter. All power

Programmable Hysteresis

sequencing requirements between the controller

interface and switch mode power supply (SMPS) are

• Thermal Shutdown Protection

integrated into the IC. Two options are available

• Current Mode Pulse Width Modulator

providing either an 80% maximum duty cycle limit

• Supports Both Isolated and Non-Isolated

with slope compensation (on the –80 suffix) device or

Applications

a 50% maximum duty cycle limit and no slope

compensation on the (–50 suffix) device.

• Error Amplifier and Reference for Non-Isolated

Applications

PACKAGES

• Programmable Oscillator Frequency

• TSSOP-16

• Programmable Soft-Start

• WSON-16 (5 mm x 5 mm)

• 80% Maximum Duty Cycle Limiter, Slope

Compensation (-80 device)

• 50% Maximum Duty Cycle Limiter, No Slope

Compensation (-50 device)

• 800 mA Peak Gate Driver

Block Diagrams

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

LM5070

www.ti.com

SNVS308G –OCTOBER 2004–REVISED APRIL 2013

PIN DESCRIPTIONS

Pin Name Description Application Information

1 V

System high potential input. The diode “OR” of several lines entering the PD, it is the more positive

input potential.

2 RSIG Signature resistor pin. Connect a 25kΩ signature resistor from V

to this pin for signature

detection.

3 RCLASS Classification resistor pin. Connect the classification programming resistor from this pin to V

4 UVLO Line under-voltage lockout. An external resistor divider from V

to UVLORTN programs the

shutdown levels with a 2.00V threshold at the UVLO pin. Hysteresis is

set by a switched internal 10uA current source that forces additional

current into the resistor divider.

5 UVLORTN Return for the external UVLO resistors. Connect the bottom resistor of the resistor divider between the UVLO

pin and this pin.

6 RCLP Current limit programming pin. Programs the inrush current limit for the device. If left open, the inrush

current limit will default to 400mA max.

7 V

System low potential input. Diode “OR’d” to the RJ45 connector and PSE’s –48V supply, it is the

more negative input potential.

8 RTN System return for the PWM converter. The drain of the internal current limiting power MOSFET which

connects V

to the return path of the dc-dc converter.

9 OUT Output of the PWM controller. DC-DC converter gate driver output with 800mA peak sink current

capability.

10 V

Output of the internal high voltage series When the auxiliary transformer winding (if used) raises the voltage on

pass regulator. Regulated output voltage is this pin above the regulation set point, the internal series pass regulator

nominally 7.8V. will shutdown, reducing the controller power dissipation.

11 FB Feedback signal. Inverting input of the internal error amplifier. The non-inverting input is

internally connected to a 1.25V reference.

12 COMP The output of the error amplifier and input COMP pull-up is provided by an internal 5K resistor which may be used

to the Pulse Width Modulator. to bias an opto-coupler transistor.

13 CS Current sense input. Current sense input for current mode control and over-current

protection. Current limiting is accomplished using a dedicated current

sense comparator. If the CS pin voltage exceeds 0.5V the OUT pin

switches low for cycle-by-cycle current limiting. CS is held low for 50ns

after OUT switches high to blank leading edge current spikes.

14 RT / SYNC Oscillator timing resistor pin and An external resistor connected from RT to ARTN sets the oscillator

synchronization input. frequency. This pin will also accept narrow ac-coupled synchronization

pulses from an external clock.

15 SS Soft-start input. An external capacitor and an internal 10uA current source set the soft-

start ramp rate.

16 ARTN Analog PWM supply return. RTN for sensitive analog circuitry including the SMPS current limit

amplifier.

— EP Exposed PAD, underside of the WSON Internally bonded to the die substrate. Connect to V

potential for low

package option. thermal impedance.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Product Folder Links: LM5070

LM5070

SNVS308G –OCTOBER 2004–REVISED APRIL 2013

www.ti.com

Absolute Maximum Ratings

(1)(2)

,RTN to V

-0.3V to 80V

RSIG to V

-12V to 0V

UVLO to V

-0.3V to 57V

UVLORTN -0.3V to 13V

RCLASS, RCLP to V

-0.3V to 7V

ARTN to RTN -0.3V to 0.3V

, OUT to ARTN -0.3V to 16V

All other inputs to ARTN -0.3V to 7V

ESD Rating Human Body Model 2000V

Storage Temperature -65°C to +150°C

Junction Temperature 150°C

Lead Temperature

(3)

Wave (4 seconds) 260°C

Infrared (10 seconds) 240°C

Vapor Phase (75 seconds) 219°C

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which

operation of the device is intended to be functional. For specifications and test conditions, see the Electrical Characteristics. The

absolute maximum rating of V

, RTN to V

is derated to (-0.3V to 76V) at -40°C.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and

specifications.

(3) For detailed information on soldering plastic TSSOP and WSON packages, see the Packaging Databook available from TI.

Operating Ratings

voltage 1.8V to 75V

External voltage applied to V

8.1V to 15V

Operating Junction Temperature -40°C to +125°C

Electrical Characteristics

(1)

Specifications in standard type face are for T

= +25°C and those in boldface type apply over the full operating junction

temperature range. Unless otherwise specified: V

= 48V, V

= 10V, RT = 30.3kΩ.

Symbol Parameter Conditions Min Typ Max Units

Powered Interface

IOS Offset Current V

< 10.0V 10 uA

VCLSS(ON) Signature Resistor Disable / V

with respect to V

10.0 11.5 12.5 V

Classification Current Turn On

VCLSS(OFF) Classification Current Turn Off V

with respect to V

20.5 22.0 23.0 V

Classification Voltage With respect to V

1.43 1.5 1.57 V

ICLASS Supply Current During V

=17V 0.5 1.0 mA

Classification

IDC Supply Current During Normal OUT floating 1 1.9 mA

Operation

UVLO Pin Reference Voltage V

> 12V 1.95 2.00 2.05 V

UVLO Hysteresis Current V

> UVLO 8.0 10 11.5 uA

Softstart Release RTN falling with respect to 1.2 1.45 1.7 V

Softstart Release Hysteresis RTN rising with respect to 0.8 1.1 1.3 V

RDS(ON) PowerFET Resistance I = 350mA, 1 2.2 Ω

= 48V

ILEAK SMPS Bias Current V

= 0V, V

= RTN = 57V 100 uA

ILIM Default Current Limit V

= 0V, RTN = 3.0V, 350 390 420 mA

Temp = 0°C to 85°C

(1) Min and Max limits are 100% production tested at 25 °C. Limits over the operating temperature range are specified through correlation

using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

Product Folder Links: LM5070

剩余23页未读，继续阅读

评论收藏

内容反馈

TI-LM5070.pdf

评论0

最新资源

TI-LM5070.pdf

评论0

最新资源

相关推荐

TI-ADC32RF54.pdf

TI-TPS65983B.pdf

TI-AFE58JD16.pdf

TI-UCC28911.pdf

TI-UCC28710.pdf

TI-LM5046.pdf

TI-LM5026.pdf

TI-LM358.pdf

TI-LM27.pdf

TI-UCC24636.pdf

TI-DRV8303.pdf

TI-TPS92390.pdf

TI-CC3120.pdf

TI-UC27131.pdf

TI-LM20.pdf

TI-LM96000.pdf

TI-LM96063.pdf

TI-LM96080.pdf

TI-LM96163.pdf

TI-OPA2391.pdf

TI-TPS2090.pdf

TI-SN7489J.pdf

TI-VCA8500.pdf

TI-LM78.pdf

TI-LM95010.pdf

TI-LM9044.pdf

TI-LM1815.pdf

TI-LM1881.pdf

TI-LM98519.pdf