没有合适的资源?快使用搜索试试~ 我知道了~
JESD305-R8-RCE_v1 2022 DDR5 RDIMM Standard Annex E.pdf
1.该资源内容由用户上传,如若侵权请联系客服进行举报
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
版权申诉
5星 · 超过95%的资源 3 下载量 155 浏览量
2022-06-13
16:48:08
上传
评论
收藏 855KB PDF 举报
温馨提示
试读
28页
JESD305-R8-RCE_v1 2022 DDR5 RDIMM Standard Annex E.pdf
资源推荐
资源详情
资源评论
JEDEC
STANDARD
DDR5 RDIMM Standard Annex E
JESD305-R8-RCE
Version 1.0
APRIL 2022
JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
Downloaded by 65 56 (cdm_lj@163.com) on Jun 13, 2022, 1:15 am PDT
JEDEC
NOTICE
JEDEC standards and publications contain material that has been prepared, reviewed, and approved
through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC
legal counsel.
JEDEC standards and publications are designed to serve the public interest through eliminating
misunderstandings between manufacturers and purchasers, facilitating interchangeability and
improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the
proper product for use by those other than JEDEC members, whether the standard is to be used either
domestically or internationally.
JEDEC standards and publications are adopted without regard to whether or not their adoption may
involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to
any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or
publications.
The information included in JEDEC standards and publications represents a sound approach to product
specification and application, principally from the solid state device manufacturer viewpoint. Within the
JEDEC organization there are procedures whereby a JEDEC standard or publication may be further
processed and ultimately become an ANSI standard.
No claims to be in conformance with this standard may be made unless all requirements stated in the
standard are met.
Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should
be addressed to JEDEC at the address below, or refer to www.jedec.org
under Standards and Documents
for alternative contact information.
Published by
©JEDEC Solid State Technology Association 2022
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2108
JEDEC retains the copyright on this material. By downloading this file the individual agrees not to
charge for or resell the resulting material.
PRICE: Contact JEDEC
Printed in the U.S.A.
All rights reserved
Downloaded by 65 56 (cdm_lj@163.com) on Jun 13, 2022, 1:15 am PDT
JEDEC
PLEASE!
DON’T VIOLATE
THE
LAW!
This document is copyrighted by JEDEC and may not be
reproduced without permission.
For information, contact:
JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
or refer to www.jedec.org under Standards-Documents/Copyright Information.
Downloaded by 65 56 (cdm_lj@163.com) on Jun 13, 2022, 1:15 am PDT
JEDEC
This page left intentionally blank
Downloaded by 65 56 (cdm_lj@163.com) on Jun 13, 2022, 1:15 am PDT
JEDEC
JEDEC Standard No. 305-R8-RCE
Version 1.0
-i-
DDR5 RDIMM STANDARD ANNEX E
Contents
Page
1 Scope ................................................................................................................................................. 1
2 DDR5 Registered DIMM Design File .............................................................................................. 1
3 Module Configuration ....................................................................................................................... 1
4 SDRAM Configuration ..................................................................................................................... 2
5 Supported Speeds .............................................................................................................................. 2
6 Design Deviations ............................................................................................................................. 2
7 General Layout .................................................................................................................................. 3
8 Functional Block Diagram ................................................................................................................ 4
9 SMBus Net Structures ....................................................................................................................... 8
10 Clock Input Net Structure ................................................................................................................. 8
11 Register Clock Output Net Structure ................................................................................................ 9
12 Data Net Structure – DQ, CB, DQS_t, and DQS_c ........................................................................ 10
13 Post Register Address and Command Net Structure Routing ......................................................... 12
14 Post Register Control Net Structure Routing .................................................................................. 13
15 Pre-Register Address, Command, Control, and Parity Net Structure Routing ............................... 14
16 DIMM Impedance Profile ............................................................................................................... 15
17 RESET_n and QRST_n Net Structure Routing .............................................................................. 16
18 ALERT_n Output Net Structure Routing ........................................................................................ 16
19 DERROR_in_n Net Structure Routing ........................................................................................... 17
20 Function Control Word Programming............................................................................................. 18
21 Cross Section Recommendations .................................................................................................... 19
Tables
Table 1 — DDR5 Registered DIMM Design File ............................................................................................... 1
Table 2 — Module Configuration ........................................................................................................................ 1
Table 3 — SDRAM Configuration ...................................................................................................................... 2
Table 4 — Supported Speeds ............................................................................................................................... 2
Table 5 — Design Deviations .............................................................................................................................. 2
Table 6 — SMBus Net Structures ........................................................................................................................ 8
Table 7 — Clock Lengths for Register Input Net Structures ............................................................................... 8
Table 8 — Trace Lengths for Register Clock Output to SDRAM Load Net Structures ...................................... 9
Downloaded by 65 56 (cdm_lj@163.com) on Jun 13, 2022, 1:15 am PDT
JEDEC
剩余27页未读,继续阅读
资源评论
- 平头哥-dny2022-12-19感谢资源主分享的资源解决了我当下的问题,非常有用的资源。
- grgwzsoft2022-07-07感谢大佬分享的资源,对我启发很大,给了我新的灵感。
- dantonchuai2022-08-15这个资源对我启发很大,受益匪浅,学到了很多,谢谢分享~
std7879
- 粉丝: 105
- 资源: 2000
下载权益
C知道特权
VIP文章
课程特权
开通VIP
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功