DS795 October 19, 2011 www.xilinx.com 1
Product Specification
© Copyright 2010–2011 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of
Xilinx in the United States and other countries. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. ARM is a registered trademark of ARM in
the EU and other countries. The AMBA trademark is a registered trademark of ARM Limited. All other trademarks are the property of their respective owners.
Overview
The Xilinx
®
LogiCORE™ IP FIR Compiler core provides
a common interface for users to generate highly
parameterizable, area-efficient high-performance FIR
filters.
Features
• AXI4-Stream-compliant interfaces
• High-performance finite impulse response (FIR),
polyphase decimator, polyphase interpolator,
half-band, half-band decimator and half-band
interpolator, Hilbert transform and interpolated
filter implementations
• Support for up to 256 sets of coefficients, with 2 to
2048 coefficients per set
• Input data up to 49-bit precision
• Filter coefficients up to 49-bit precision
• Support for up to 64 interleaved data channels
• Support for advanced interleaved data channel
sequences
• Interpolation and decimation factors of up to 64
generally and up to 1024 for single channel filters
• Support for multiple parallel datapaths with
shared control logic
• Online coefficient reload capability
• User-selectable output rounding
• Efficient multi-column structures for all filter
implementations and optimizations
•Use with Xilinx CORE Generator™ tool and Xilinx
System Generator for DSP 13.3
LogiCORE IP FIR Compiler v6.3
DS795 October 19, 2011 Product Specification
LogiCORE IP Facts
Core Specifics
Supported
Device Family
(1)
Kintex-7, Virtex-7, Artix™-7, Zynq™-7000,
Virtex-6, Spartan-6
Supported User
Interfaces
AXI4-Stream
Configuration See Tabl e 12, Tabl e 13
Provided with Core
Documentation Product Specification
Design Files Netlist
Example Design Not Provided
Test Bench VHDL
Constraints File N/A
Simulation
Model
VHDL, Verilog and C Model
Tested Design Tools
Design Entry
Tools
CORE Generator tool 13.3
System Generator for DSP 13.3
Simulation
(1)
Mentor Graphics ModelSim
Cadence Incisive Enterprise Simulator (IES)
Synopsys VCS and VCS MX
ISim
Synthesis Tools N/A
Support
Provided by Xilinx, Inc.
1. For the complete list of supported devices, see the release
notes for this core.
1. For the supported version of the tools, see the ISE Design
Suite 13: Release Notes Guide
