【免费】DRV832x6to60V3相MOS预驱带3电流运放和1个BUCK1

需积分: 0 13 浏览量 2022-08-03 17:49:52 上传评论收藏 5.19MB PDF 举报

DRV832x 6 to 60V 3相MOS预驱带3电流运放和1个BUCK1 DRV832x是一款6 to 60V 3相MOS预驱，具有三相智能门控驱动架构，适用于各种电机控制应用。该预驱器具有高性能、低功耗、高可靠性等特点，广泛应用于 Brushless-DC (BLDC) Motor Modules and PMSM、Fans, Pumps, and Servo Drives、E-Bikes, E-Scooters, and E-Mobility、Cordless Garden and Power Tools, Lawnmowers、Cordless Vacuum Cleaners、Drones, Robotic 等领域。以下是DRV832x的主要特点： 1. 三相智能门控驱动架构：DRV832x具有三相智能门控驱动架构，能够驱动三个高侧和三个低侧N-Channel MOSFETs (NMOS)。 2. 可调整的斜坡率控制：DRV832x具有可调整的斜坡率控制，能够满足不同的应用需求。 3. 集成门控电源供应：DRV832x具有集成的门控电源供应，支持100% PWM duty cycle，高侧充电泵和低侧线性调节器。 4. 6 to 60V操作电压范围：DRV832x支持6 to 60V操作电压范围，能够满足各种电机控制应用。 5. 可选集成BUCK调节器：DRV832x具有可选集成的LMR16006 SIMPLE SWITCHER BUCK调节器，支持4 to 60V操作电压范围，0.8 to 60V, 600mA输出能力。 6. 可选集成三电流运放：DRV832x具有可选集成的三电流运放，支持可调整的增益（5, 10, 20, 40 V/V），支持双向或单向支持。 7. SPI和硬件接口可用：DRV832x支持SPI和硬件接口，能够满足不同的应用需求。 8. 多种PWM模式：DRV832x支持6x, 3x, 1x和独立PWM模式，能够满足不同的应用需求。 9. 低功耗休眠模式：DRV832x具有低功耗休眠模式（12 µA），能够满足低功耗应用需求。 10. 集成保护功能：DRV832x具有集成保护功能，包括VM欠压锁定（UVLO）、充电泵欠压（CPUV）、MOSFET过流保护（OCP）、门控驱动故障（GDF）、热警告和关断（OTW/OTSD）、故障条件指示器（nFAULT）。 DRV832x是一款高性能、低功耗、高可靠性的3相MOS预驱器，广泛应用于各种电机控制应用。

资源详情

资源评论

资源推荐

6 to 60 V

DRV832x

Three-Phase

Smart Gate Driver

PWM

Gate Drive

Current

Sense

Current Sense

3x Sense Amplifiers

(DRV8323 only)

N-Channel

MOSFETs

nFAULT

SPI or H/W

600 mA

Protection

Controller

Buck Regulator

Product

Folder

Order

Now

Technical

Documents

Tools &

Software

Support &

Community

Reference

Design

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. PRODUCTION DATA.

DRV8320

DRV8320R

DRV8323

DRV8323R

SLVSDJ3C –FEBRUARY 2017–REVISED AUGUST 2018

DRV832x 6 to 60-V Three-Phase Smart Gate Driver

1 Features

• Triple Half-Bridge Gate Driver

– Drives 3 High-Side and 3 Low-Side N-Channel

MOSFETs (NMOS)

• Smart Gate Drive Architecture

– Adjustable Slew Rate Control

– 10-mA to 1-A Peak Source Current

– 20-mA to 2-A Peak Sink Current

• Integrated Gate Driver Power Supplies

– Supports 100% PWM Duty Cycle

– High-Side Charge Pump

– Low-Side Linear Regulator

• 6 to 60-V Operating Voltage Range

• Optional Integrated Buck Regulator

– LMR16006X SIMPLE SWITCHER

– 4 to 60-V Operating Voltage Range

– 0.8 to 60-V, 600-mA Output Capability

• Optional Integrated Triple Current Sense

Amplifiers (CSAs)

– Adjustable Gain (5, 10, 20, 40 V/V)

– Bidirectional or Unidirectional Support

• SPI and Hardware Interface Available

• 6x, 3x, 1x, and Independent PWM Modes

• Supports 1.8-V, 3.3-V, and 5-V Logic Inputs

• Low-Power Sleep Mode (12 µA)

• Linear Voltage Regulator, 3.3 V, 30 mA

• Compact QFN Packages and Footprints

• Efficient System Design With Power Blocks

• Integrated Protection Features

– VM Undervoltage Lockout (UVLO)

– Charge Pump Undervoltage (CPUV)

– MOSFET Overcurrent Protection (OCP)

– Gate Driver Fault (GDF)

– Thermal Warning and Shutdown (OTW/OTSD)

– Fault Condition Indicator (nFAULT)

2 Applications

• Brushless-DC (BLDC) Motor Modules and PMSM

• Fans, Pumps, and Servo Drives

• E-Bikes, E-Scooters, and E-Mobility

• Cordless Garden and Power Tools, Lawnmowers

• Cordless Vacuum Cleaners

• Drones, Robotics, and RC Toys

• Industrial and Logistics Robots

3 Description

The DRV832x family of devices is an integrated gate

driver for three-phase applications. The devices

provide three half-bridge gate drivers, each capable

of driving high-side and low-side N-channel power

MOSFETs. The DRV832x generates the correct gate

drive voltages using an integrated charge pump for

the high-side MOSFETs and a linear regulator for the

low-side MOSFETs. The Smart Gate Drive

architecture supports peak gate drive currents up to

1-A source and 2-A. The DRV832x can operate from

a single power supply and supports a wide input

supply range of 6 to 60 V for the gate driver and 4 to

60 V for the optional buck regulator.

The 6x, 3x, 1x, and independent input PWM modes

allow for simple interfacing to controller circuits. The

configuration settings for the gate driver and device

are highly configurable through the SPI or hardware

(H/W) interface. The DRV8323 and DRV8323R

devices integrate three low-side current sense

amplifiers that allow bidirectional current sensing on

all three phases of the drive stage. The DRV8320R

and DRV8323R devices integrate a 600-mA buck

regulator.

A low-power sleep mode is provided to achieve low

quiescent current draw by shutting down most of the

internal circuitry. Internal protection functions are

provided for undervoltage lockout, charge pump fault,

MOSFET overcurrent, MOSFET short circuit, gate

driver fault, and overtemperature. Fault conditions are

indicated on the nFAULT pin with details through the

device registers for SPI device variants.

Device Information

(1)

PART NUMBER PACKAGE BODY SIZE (NOM)

DRV8320 WQFN (32) 5.00 mm × 5.00 mm

DRV8320R VQFN (40) 6.00 mm × 6.00 mm

DRV8323 WQFN (40) 6.00 mm × 6.00 mm

DRV8323R VQFN (48) 7.00 mm × 7.00 mm

(1) For all available packages, see the orderable addendum at

the end of the data sheet.

Simplified Schematic

DRV8320

DRV8320R

DRV8323

DRV8323R

SLVSDJ3C –FEBRUARY 2017–REVISED AUGUST 2018

www.ti.com

Product Folder Links: DRV8320 DRV8320R DRV8323 DRV8323R

Table of Contents

1 Features.................................................................. 1

2 Applications ........................................................... 1

3 Description ............................................................. 1

4 Revision History..................................................... 2

5 Device Comparison Table..................................... 4

6 Pin Configuration and Functions......................... 4

7 Specifications....................................................... 11

7.1 Absolute Maximum Ratings .................................... 11

7.2 ESD Ratings .......................................................... 11

7.3 Recommended Operating Conditions..................... 12

7.4 Thermal Information................................................ 12

7.5 Electrical Characteristics......................................... 13

7.6 SPI Timing Requirements ....................................... 18

7.7 Typical Characteristics............................................ 19

8 Detailed Description............................................ 21

8.1 Overview ................................................................. 21

8.2 Functional Block Diagram ....................................... 22

8.3 Feature Description................................................. 30

8.4 Device Functional Modes........................................ 50

8.5 Programming........................................................... 51

8.6 Register Maps......................................................... 53

9 Application and Implementation ........................ 61

9.1 Application Information............................................ 61

9.2 Typical Application ................................................. 61

10 Power Supply Recommendations ..................... 70

10.1 Bulk Capacitance Sizing ....................................... 70

11 Layout................................................................... 71

11.1 Layout Guidelines ................................................. 71

11.2 Layout Example .................................................... 72

12 Device and Documentation Support ................. 73

12.1 Device Support...................................................... 73

12.2 Documentation Support ........................................ 73

12.3 Related Links ........................................................ 73

12.4 Receiving Notification of Documentation Updates 74

12.5 Community Resources.......................................... 74

12.6 Trademarks........................................................... 74

12.7 Electrostatic Discharge Caution............................ 74

12.8 Glossary................................................................ 74

13 Mechanical, Packaging, and Orderable

Information ........................................................... 74

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (December 2017) to Revision C Page

• Changed the Applications....................................................................................................................................................... 1

• Updated input labels for the INLx and INHx signals in the Layout Example imags ............................................................. 72

• Added the DRV835x device options to the image in the Device Nomenclature section...................................................... 73

Changes from Revision A (April 2017) to Revision B Page

• Changed the low-power sleep mode supply current from the maximum value (20 µA) to the typical value (12 µA) in

the Features............................................................................................................................................................................ 1

• Changed the Applications....................................................................................................................................................... 1

• Changed the GAIN value from 45 kΩ to 47 kΩ in the test condition of the amplifier gain for the H/W device in the

Electrical Characteristics table ............................................................................................................................................. 15

• Deleted t

EN_nSCS

from the SPI Slave Mode Timing Diagram................................................................................................. 18

• Added a note to the Synchronous 1x PWM Mode to define !PWM ..................................................................................... 31

• Updated the Auto Offset Calibration section ........................................................................................................................ 44

• Updated the V

Latched Shutdown and V

Automatic Retry sections ............................................................................. 48

• Updated the Sleep Mode section ......................................................................................................................................... 50

• Changed the address listed in the title for the Gate Drive LS Register section to the correct register address, 0x04........ 58

• Changed the maximum Q

value for both trapezoidal and sinusoidal commutation the V

= 8 V example of the

Detailed Design Procedure................................................................................................................................................... 63

• Changed I

DRIVEP

and I

DRIVEN

equations in the IDRIVE Configuration section ....................................................................... 64

32 CPL9SLB

1CPH 24 DVDD

31 PGND10GLB

2VCP 23 AGND

30 INLC11SHB

3VM 22 ENABLE

29 INHC12GHB

4VDRAIN 21 nSCS

28 INLB13GHC

5GHA 20 SCLK

27 INHB14SHC

6SHA 19 SDI

26 INLA15GLC

7GLA 18 SDO

25 INHA16SLC

8SLA 17 nFAULT

Not to scale

Thermal

Pad

32 CPL9SLB

1CPH 24 DVDD

31 PGND10GLB

2VCP 23 AGND

30 INLC11SHB

3VM 22 ENABLE

29 INHC12GHB

4VDRAIN 21 NC

28 INLB13GHC

5GHA 20 VDS

27 INHB14SHC

6SHA 19 IDRIVE

26 INLA15GLC

7GLA 18 MODE

25 INHA16SLC

8SLA 17 nFAULT

Not to scale

Thermal

Pad

DRV8320

DRV8320R

DRV8323

DRV8323R

SLVSDJ3C –FEBRUARY 2017–REVISED AUGUST 2018

www.ti.com

Product Folder Links: DRV8320 DRV8320R DRV8323 DRV8323R

(1) For more information on the device name and device options, see the Device Nomenclature section. For additional details, see the

Architecture for Brushless-DC Gate Drive Systems application report.

5 Device Comparison Table

DEVICE VARIANT

(1)

CURRENT SENSE

AMPLIFIERS

BUCK REGULATOR

(1)

INTERFACE

(1)

DRV8320

DRV8320H

None

Hardware

DRV8320S SPI

DRV8320R

DRV8320RH

600 mA

Hardware

DRV8320RS SPI

DRV8323

DRV8323H

None

Hardware

DRV8323S SPI

DRV8323R

DRV8323RH

600 mA

Hardware

DRV8323RS SPI

6 Pin Configuration and Functions

DRV8320H RTV Package

32-Pin WQFN With Exposed Thermal Pad

Top View

DRV8320S RTV Package

32-Pin WQFN With Exposed Thermal Pad

Top View

(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain output

Pin Functions —32-Pin DRV8320 Devices

TYPE

(1)

DESCRIPTION

NAME

NO.

DRV8320H DRV8320S

AGND 23 23 PWR Device analog ground. Connect to system ground.

CPH 1 1 PWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.

CPL 32 32 PWR Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.

DVDD 24 24 PWR

3.3-V internal regulator output. Connect a X5R or X7R, 1-µF, 6.3-V ceramic capacitor between the DVDD and AGND pins.

This regulator can source up to 30 mA externally.

ENABLE 22 22 I

Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 8 to 40-µs pulse can be used

to reset fault conditions.

GHA 5 5 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.

GHB 12 12 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.

GHC 13 13 O High-side gate driver output. Connect to the gate of the high-side power MOSFET.

DRV8320

DRV8320R

DRV8323

DRV8323R

www.ti.com

SLVSDJ3C –FEBRUARY 2017–REVISED AUGUST 2018

Product Folder Links: DRV8320 DRV8320R DRV8323 DRV8323R

Pin Functions —32-Pin DRV8320 Devices (continued)

TYPE

(1)

DESCRIPTION

NAME

NO.

DRV8320H DRV8320S

GLA 7 7 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.

GLB 10 10 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.

GLC 15 15 O Low-side gate driver output. Connect to the gate of the low-side power MOSFET.

IDRIVE 19 — I Gate drive output current setting. This pin is a 7 level input pin set by an external resistor.

INHA 25 25 I High-side gate driver control input. This pin controls the output of the high-side gate driver.

INHB 27 27 I High-side gate driver control input. This pin controls the output of the high-side gate driver.

INHC 29 29 I High-side gate driver control input. This pin controls the output of the high-side gate driver.

INLA 26 26 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.

INLB 28 28 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.

INLC 30 30 I Low-side gate driver control input. This pin controls the output of the low-side gate driver.

MODE 18 — I PWM input mode setting. This pin is a 4 level input pin set by an external resistor.

NC 21 — NC No internal connection. This pin can be left floating or connected to system ground.

nFAULT 17 17 OD Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor.

nSCS — 21 I Serial chip select. A logic low on this pin enables serial interface communication.

PGND 31 31 PWR Device power ground. Connect to system ground.

SCLK — 20 I Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.

SDI — 19 I Serial data input. Data is captured on the falling edge of the SCLK pin.

SDO — 18 OD Serial data output. Data is shifted out on the rising edge of the SCLK pin. This pin requires an external pullup resistor.

SHA 6 6 I High-side source sense input. Connect to the high-side power MOSFET source.

SHB 11 11 I High-side source sense input. Connect to the high-side power MOSFET source.

SHC 14 14 I High-side source sense input. Connect to the high-side power MOSFET source.

SLA 8 8 I Low-side source sense input. Connect to the low-side power MOSFET source.

SLB 9 9 I Low-side source sense input. Connect to the low-side power MOSFET source.

SLC 16 16 I Low-side source sense input. Connect to the low-side power MOSFET source.

VCP 2 2 PWR Charge pump output. Connect a X5R or X7R, 1-µF, 16-V ceramic capacitor between the VCP and VM pins.

VDRAIN 4 4 I High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains.

VDS 20 — I VDS monitor trip point setting. This pin is a 7 level input pin set by an external resistor.

VM 3 3 PWR

Gate driver power supply input. Connect to the bridge power supply. Connect a X5R or X7R, 0.1-µF, VM-rated ceramic and

greater then or equal to 10-uF local capacitance between the VM and PGND pins.

Thermal Pad PWR Must be connected to ground

剩余93页未读，继续阅读

评论收藏

内容反馈

WaiyuetFung

粉丝: 935
资源: 316

DRV832x 6 to 60V 3相MOS预驱带3电流运放和1个BUCK1

评论0

最新资源

DRV832x 6 to 60V 3相MOS预驱 带3电流运放和1个BUCK1

评论0

drv8302 60V 三相MOS预驱 2路电流运放+1个BUCK1

MOSFET与预驱动器的匹配技巧.PDF

Buck电路外围器件配置1

MOS管驱动电路总结

DRV832x 6V 至60V 三相智能栅极驱动器1

drv8313 内置MOS 2.5A 60V 3PWM1

DRV8711控制程序

DRV880X demo

DRV8833 PWM驱动.zip

FT5x46_Drv_GT_V1.1_20140901

基于DRV8701芯片设计的电机驱动电路板ALTIUM设计硬件原理图+PCB文件.zip

drv8313/ms8313电路图、ch430接口电路，24-3.3v降压

drv8302.rar

DRV8703D-Q1芯片调试.docx

drv.zip x201驱动程序forwin7 64

DRV8701驱动原理图与丝印图(第十七届智能车竞赛)

drv8701单驱drv8701单驱

STM32F103RBT6带DRV8301三相电机驱动程序FOC

DRV8871-Q1.pdf

DRV10974-12V-三相无传感器BLDC电机驱动.pdf

以DRV8872为主芯片的直流电机驱动

DRV8701中文手册 datasheet

DRV8701E相关文件，内含双驱原理图、十余种单片机驱动例程代码以及PID相关知识的PDF文件

STM32F030C8T6-drv8701-磁隔离驱动开源资料

DRV91670T-Datasheet-Draft.pdf

DRV8844 数据手册

无刷电机drv8313.zip

DRV8812中文手册

DRV8701（PCB+原理图）立创EDA

DRV8825.pdf

最新资源

DRV832x 6 to 60V 3相MOS预驱带3电流运放和1个BUCK1