没有合适的资源?快使用搜索试试~ 我知道了~
资源推荐
资源详情
资源评论
![pdf](https://img-home.csdnimg.cn/images/20210720083646.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![rar](https://img-home.csdnimg.cn/images/20210720083606.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![zip](https://img-home.csdnimg.cn/images/20210720083736.png)
![application/pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![application/x-rar](https://img-home.csdnimg.cn/images/20210720083606.png)
![zip](https://img-home.csdnimg.cn/images/20210720083736.png)
![rar](https://img-home.csdnimg.cn/images/20210720083606.png)
![rar](https://img-home.csdnimg.cn/images/20210720083606.png)
![pptx](https://img-home.csdnimg.cn/images/20210720083543.png)
![pdf](https://img-home.csdnimg.cn/images/20210720083512.png)
![zip](https://img-home.csdnimg.cn/images/20210720083736.png)
![](https://csdnimg.cn/release/download_crawler_static/624612/bg1.jpg)
Clock Gating Methodology
for
Power and CTS QoR
![](https://csdnimg.cn/release/download_crawler_static/624612/bg2.jpg)
2
Agenda
•Objective
• Introduction to clock gating
• Clock gating methodology
– Overview
– RTL synthesis
– Physical synthesis
– Clock tree synthesis
– Summary of recommendations
• Sample results
• Planned enhancements
• Summary
![](https://csdnimg.cn/release/download_crawler_static/624612/bg3.jpg)
3
Objective
• Describe the clock gating methodology to meet target
– Skew
– Insertion delay
–Power
• Discuss recommendations during
– RTL synthesis using Design Compiler
– Physical synthesis using IC Compiler or Physical Compiler
– Clock tree synthesis using IC Compiler or Astro
![](https://csdnimg.cn/release/download_crawler_static/624612/bg4.jpg)
4
Agenda
•Objective
• Introduction to clock gating
• Clock gating methodology
– Overview
– RTL synthesis
– Physical synthesis
– Clock tree synthesis
– Summary of recommendations
• Sample results
• Planned enhancements
• Summary
![](https://csdnimg.cn/release/download_crawler_static/624612/bg5.jpg)
5
What is Clock Gating?
• Register banks disabled during some clock cycles
– Typical implementation uses multiplexers
– Clock gating cell replaces multiplexers
EN
CLK
D
Q
gclk
Low
activity
EN
Q
D
CLK
High
activity
剩余70页未读,继续阅读
资源评论
![avatar-default](https://csdnimg.cn/release/downloadcmsfe/public/img/lazyLogo2.1882d7f4.png)
![avatar](https://profile-avatar.csdnimg.cn/default.jpg!1)
samkid
- 粉丝: 0
- 资源: 1
上传资源 快速赚钱
我的内容管理 展开
我的资源 快来上传第一个资源
我的收益
登录查看自己的收益我的积分 登录查看自己的积分
我的C币 登录后查看C币余额
我的收藏
我的下载
下载帮助
![voice](https://csdnimg.cn/release/downloadcmsfe/public/img/voice.245cc511.png)
![center-task](https://csdnimg.cn/release/downloadcmsfe/public/img/center-task.c2eda91a.png)
安全验证
文档复制为VIP权益,开通VIP直接复制
![dialog-icon](https://csdnimg.cn/release/downloadcmsfe/public/img/green-success.6a4acb44.png)