3
Objective
• Describe the clock gating methodology to meet target
– Skew
– Insertion delay
–Power
• Discuss recommendations during
– RTL synthesis using Design Compiler
– Physical synthesis using IC Compiler or Physical Compiler
– Clock tree synthesis using IC Compiler or Astro
