3DNetworkonChipwithmultiplexedThroughSiliconVias

Microprocessors and Microsystems journal 2016 A-design-methodology-and-various-performance-and-fabrication-metrics-evaluation-of-3D-Network-on-Chip-with-multiplexed-Through-Silicon-Vias_2016_Micro