################################################################################
# Vivado (TM) v2019.2 (64-bit)
#
# README.txt: Please read the sections below to understand the steps required
# to simulate the design for a simulator, the directory structure
# and the generated exported files.
#
################################################################################
1. Simulate Design
To simulate design, cd to the simulator directory and execute the script.
For example:-
% cd questa
% ./top.sh
The export simulation flow requires the Xilinx pre-compiled simulation library
components for the target simulator. These components are referred using the
'-lib_map_path' switch. If this switch is specified, then the export simulation
will automatically set this library path in the generated script and update,
copy the simulator setup file(s) in the exported directory.
If '-lib_map_path' is not specified, then the pre-compiled simulation library
information will not be included in the exported scripts and that may cause
simulation errors when running this script. Alternatively, you can provide the
library information using this switch while executing the generated script.
For example:-
% ./top.sh -lib_map_path /design/questa/clibs
Please refer to the generated script header 'Prerequisite' section for more details.
2. Directory Structure
By default, if the -directory switch is not specified, export_simulation will
create the following directory structure:-
<current_working_directory>/export_sim/<simulator>
For example, if the current working directory is /tmp/test, export_simulation
will create the following directory path:-
/tmp/test/export_sim/questa
If -directory switch is specified, export_simulation will create a simulator
sub-directory under the specified directory path.
For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim'
command will create the following directory:-
/tmp/test/my_test_area/func_sim/questa
By default, if -simulator is not specified, export_simulation will create a
simulator sub-directory for each simulator and export the files for each simulator
in this sub-directory respectively.
IMPORTANT: Please note that the simulation library path must be specified manually
in the generated script for the respective simulator. Please refer to the generated
script header 'Prerequisite' section for more details.
3. Exported script and files
Export simulation will create the driver shell script, setup files and copy the
design sources in the output directory path.
By default, when the -script_name switch is not specified, export_simulation will
create the following script name:-
<simulation_top>.sh (Unix)
When exporting the files for an IP using the -of_objects switch, export_simulation
will create the following script name:-
<ip-name>.sh (Unix)
Export simulation will create the setup files for the target simulator specified
with the -simulator switch.
For example, if the target simulator is "ies", export_simulation will create the
'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib'
file.
没有合适的资源?快使用搜索试试~ 我知道了~
FPGA XC7A35T基于光纤接口的视频传输视频(Verilog HDL实现).zip
共641个文件
v:159个
txt:78个
do:56个
1.该资源内容由用户上传,如若侵权请联系客服进行举报
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
版权申诉
4星 · 超过85%的资源 3 下载量 94 浏览量
2023-04-03
18:26:22
上传
评论 1
收藏 83.42MB ZIP 举报
温馨提示
FPGA XC7A35T驱动程序,Verilog HDL实现。 项目代码可直接编译运行~
资源推荐
资源详情
资源评论
收起资源包目录
FPGA XC7A35T基于光纤接口的视频传输视频(Verilog HDL实现).zip (641个子文件)
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
top_sfp_hdmi_8b10b.bit 2.09MB
top_sfp_hdmi_8b10b_routed.dcp 8.36MB
top_sfp_hdmi_8b10b_placed.dcp 7.07MB
top_sfp_hdmi_8b10b_opt.dcp 5.44MB
top_sfp_hdmi_8b10b.dcp 3.05MB
rd_fifo.dcp 334KB
rd_fifo.dcp 334KB
wr_fifo.dcp 334KB
wr_fifo.dcp 334KB
aurora_8b10b.dcp 325KB
sfp_tx_2048x16.dcp 133KB
sfp_rx_32x1024.dcp 125KB
clk_wiz_0.dcp 11KB
clk_wiz_0.dcp 11KB
hs_err_pid8064.dmp 141KB
compile.do 2KB
compile.do 2KB
compile.do 1KB
compile.do 1KB
compile.do 1KB
compile.do 1KB
compile.do 1019B
compile.do 1019B
compile.do 968B
compile.do 968B
compile.do 954B
compile.do 954B
compile.do 757B
compile.do 733B
compile.do 692B
compile.do 682B
simulate.do 347B
simulate.do 347B
simulate.do 347B
simulate.do 347B
simulate.do 347B
simulate.do 347B
simulate.do 317B
simulate.do 315B
simulate.do 315B
simulate.do 311B
simulate.do 306B
simulate.do 306B
elaborate.do 219B
elaborate.do 219B
simulate.do 205B
simulate.do 205B
simulate.do 201B
simulate.do 195B
elaborate.do 189B
elaborate.do 183B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
simulate.do 11B
simulate.do 11B
simulate.do 11B
simulate.do 11B
run.f 1KB
run.f 1KB
run.f 814B
run.f 814B
run.f 786B
run.f 786B
run.f 546B
run.f 530B
usage_statistics_webtalk.html 83KB
xsim.ini 26KB
xsim.ini 26KB
xsim.ini 26KB
xsim.ini 22KB
vivado.jou 885B
vivado.jou 880B
vivado.jou 875B
vivado.jou 861B
vivado.jou 861B
ISEWrap.js 8KB
ISEWrap.js 8KB
共 641 条
- 1
- 2
- 3
- 4
- 5
- 6
- 7
资源评论
- weixin_452694182023-08-28# 引导二次消费 这是正点原子达芬奇PRO的官方例程
- QBY~k2023-12-10你好我购买错资源了可以申请退一下么,原选择还是你家的
- weixin_418820862024-03-20资源是宝藏资源,实用也是真的实用,感谢大佬分享~
不脱发的程序猿
- 粉丝: 24w+
- 资源: 5804
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功