################################################################################
# Vivado (TM) v2019.2 (64-bit)
#
# README.txt: Please read the sections below to understand the steps required
# to simulate the design for a simulator, the directory structure
# and the generated exported files.
#
################################################################################
1. Simulate Design
To simulate design, cd to the simulator directory and execute the script.
For example:-
% cd questa
% ./top.sh
The export simulation flow requires the Xilinx pre-compiled simulation library
components for the target simulator. These components are referred using the
'-lib_map_path' switch. If this switch is specified, then the export simulation
will automatically set this library path in the generated script and update,
copy the simulator setup file(s) in the exported directory.
If '-lib_map_path' is not specified, then the pre-compiled simulation library
information will not be included in the exported scripts and that may cause
simulation errors when running this script. Alternatively, you can provide the
library information using this switch while executing the generated script.
For example:-
% ./top.sh -lib_map_path /design/questa/clibs
Please refer to the generated script header 'Prerequisite' section for more details.
2. Directory Structure
By default, if the -directory switch is not specified, export_simulation will
create the following directory structure:-
<current_working_directory>/export_sim/<simulator>
For example, if the current working directory is /tmp/test, export_simulation
will create the following directory path:-
/tmp/test/export_sim/questa
If -directory switch is specified, export_simulation will create a simulator
sub-directory under the specified directory path.
For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim'
command will create the following directory:-
/tmp/test/my_test_area/func_sim/questa
By default, if -simulator is not specified, export_simulation will create a
simulator sub-directory for each simulator and export the files for each simulator
in this sub-directory respectively.
IMPORTANT: Please note that the simulation library path must be specified manually
in the generated script for the respective simulator. Please refer to the generated
script header 'Prerequisite' section for more details.
3. Exported script and files
Export simulation will create the driver shell script, setup files and copy the
design sources in the output directory path.
By default, when the -script_name switch is not specified, export_simulation will
create the following script name:-
<simulation_top>.sh (Unix)
When exporting the files for an IP using the -of_objects switch, export_simulation
will create the following script name:-
<ip-name>.sh (Unix)
Export simulation will create the setup files for the target simulator specified
with the -simulator switch.
For example, if the target simulator is "ies", export_simulation will create the
'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib'
file.
没有合适的资源?快使用搜索试试~ 我知道了~
FPGA XC7A100T实现光纤接口8B10B测试(Verilog HDL实现).zip
共485个文件
v:70个
txt:59个
vh:48个
1.该资源内容由用户上传,如若侵权请联系客服进行举报
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
版权申诉
0 下载量 163 浏览量
2023-04-04
17:23:59
上传
评论 1
收藏 66.95MB ZIP 举报
温馨提示
FPGA XC7A100T驱动程序,Verilog HDL实现。 项目代码可直接编译运行~
资源推荐
资源详情
资源评论
收起资源包目录
FPGA XC7A100T实现光纤接口8B10B测试(Verilog HDL实现).zip (485个子文件)
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
gtwizard_0_exdes.bit 3.65MB
gt_rom_init_rx.dat 11KB
gt_rom_init_tx.dat 11KB
gt_rom_init_tx.dat 11KB
gt_rom_init_rx.dat 11KB
gtwizard_0_exdes_routed.dcp 3.27MB
gtwizard_0_exdes_physopt.dcp 2.88MB
gtwizard_0_exdes_placed.dcp 2.87MB
gtwizard_0_exdes_opt.dcp 2.27MB
ila_1.dcp 643KB
ila_1.dcp 643KB
ila_1.dcp 641KB
ila_0.dcp 613KB
ila_0.dcp 613KB
ila_0.dcp 612KB
dbg_hub.dcp 361KB
gtwizard_0.dcp 172KB
gtwizard_0_exdes.dcp 96KB
compile.do 1KB
compile.do 1KB
compile.do 1KB
compile.do 1KB
compile.do 751B
compile.do 751B
compile.do 727B
compile.do 727B
compile.do 686B
compile.do 686B
compile.do 676B
compile.do 676B
simulate.do 306B
simulate.do 303B
simulate.do 303B
simulate.do 302B
simulate.do 302B
simulate.do 294B
simulate.do 294B
simulate.do 294B
simulate.do 294B
simulate.do 197B
simulate.do 187B
simulate.do 187B
elaborate.do 178B
elaborate.do 175B
elaborate.do 175B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
wave.do 32B
simulate.do 11B
simulate.do 11B
simulate.do 11B
run.f 1KB
run.f 1KB
run.f 450B
run.f 450B
run.f 434B
run.f 434B
usage_statistics_webtalk.html 270KB
hw_ila_data_2.ila 26KB
xsim.ini 26KB
xsim.ini 26KB
xsim.ini 40B
vivado.jou 7KB
vivado.jou 841B
vivado.jou 836B
vivado.jou 811B
vivado.jou 810B
ISEWrap.js 8KB
ISEWrap.js 8KB
ISEWrap.js 8KB
ISEWrap.js 8KB
rundef.js 1KB
rundef.js 1KB
rundef.js 1KB
rundef.js 1KB
runme.log 108KB
runme.log 105KB
runme.log 63KB
runme.log 41KB
vivado.log 17KB
gtwizard_0_ex.lpr 343B
debug_nets.ltx 19KB
gtwizard_0_exdes.ltx 19KB
elab.opt 183B
共 485 条
- 1
- 2
- 3
- 4
- 5
资源评论
不脱发的程序猿
- 粉丝: 24w+
- 资源: 5779
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功