1
1
2
2
Coverification
HW / SW
Outil de Synthèse
Graphic Simulation
and
Debug
Synthesis
Compatible
HDL Generation
Block
Diagram
FlowChart
State
Diagram
S
Truth
Table
Code
HDL
Code
Coverage
Stimuli
P
r
o
j
e
c
t
M
a
n
a
g
e
m
e
n
t
&
V
e
r
s
i
o
n
C
o
n
t
r
o
l
External code
style manager
Regent
TestBench
Text to Graphics
3
3
!""#
"#$!
!%"&
'
( "
"
'
) ! "
*+
'
#$!"
'
( ,!
# " #$
4
4
-."
##/ "! " 0
1 .!"#!#&
'
2 #"*2
!
3 - "#!&
'
+" #4
'
5#5!4
'
!4"4
'
! 454
6 ) ,5"!#
"!5 &
'
()"7[email protected]8
'
"7[email protected]8
5
5
! !#
9"
:+",;<("
!
:+",.(
-"
:+"'.
