module LED(data,a,b,c,d,e,f,g);
input [3:0]data;
output a,b,c,d,e,f,g;
reg a,b,c,d,e,f,g;
always@ (data)
begin case(data)4'd0:{a,b,c,d,e,f,g}=7'b0000001;
4'd1:{a,b,c,d,e,f,g}=7'b1001111;
4'd2:{a,b,c,d,e,f,g}=7'b0010010;
4'd3:{a,b,c,d,e,f,g}=7'b0000110;
4'd4:{a,b,c,d,e,f,g}=7'b1001100;
4'd5:{a,b,c,d,e,f,g}=7'b0100100;
4'd6:{a,b,c,d,e,f,g}=7'b0100000;
4'd7:{a,b,c,d,e,f,g}=7'b0001111;
4'd8:{a,b,c,d,e,f,g}=7'b0000000;
4'd9:{a,b,c,d,e,f,g}=7'b0000100;
default:{a,b,c,d,e,f,g,}=7'bx;
endcase
end
endmodule