VHDL__多路选择器源码

LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY selecter IS PORT ( a : IN bit_vector(2 downto 0); f : OUT bit ); END selecter; ARCHITECTURE bd OF selecter IS