4
DS90CR485
SNLS143E –FEBRUARY 2003–REVISED SEPTEMBER 2019
www.ti.com
Product Folder Links: DS90CR485
Submit Documentation Feedback Copyright © 2003–2019, Texas Instruments Incorporated
Pin Functions (continued)
PIN
I/O DESCRIPTION
NAME NO.
CLK1P 41 O Positive LVDS differential clock output.
CLK1M 42 O Negative LVDS differential clock output.
CLKIN 87 I
LVCMOS/LVTTL level clock input. Samples data on both edges. See Figure 5 and Figure 9.
3 V tolerant when V
CC3V
= 3.3 V.
CON1 18 I Control pin. This pin is reserved for future use. Tied to Low or NC.
CON2 19 I
Control pin. This pin must be tied High or pulled to high for normal operation Tied to Low
for internal BIST function only. Do not float.
3V tolerant when V
CC3V
= 3.3 V.
CON3 20 I
Control pin. This pin must be tied Low to configure the device for specific operation. Tied
to High or floating is reserved for future use.
CON4 23 I
Control pin. When tied High, all eight LVDS output channels (A0-A7) are enabled. Tied to Low
will disable LVDS output channels A4-A7. Must tie High for standard operation.
3 V tolerant when V
CC3V
= 3.3 V.
CON5 57 I Control pins. Tied to Low for normal operation.
CON6 58 I Control pins. Tied to Low for normal operation.
CON7 74 I Control pins. Tied to Low for normal operation.
CON8 75 I Control pins. Tied to Low for normal operation.
D0 8 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D1 7 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D2 6 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D3 5 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D4 4 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D5 3 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D6 2 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D7 1 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D8 100 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D9 99 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D10 98 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D11 97 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D12 94 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D13 93 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D14 92 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D15 91 I
LVCMOS/LVTTL level single-ended inputs. 3V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D16 90 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
D17 89 I
LVCMOS/LVTTL level single-ended inputs. 3 V tolerant when V
CC3V
= 3.3 V.
Note, external pulldown resistor of 1 kΩ is required on all unused input data pins.
2301_763960562023-02-15#完美解决问题 #运行顺畅 #内容详尽 #全网独家 #注释完整
