没有合适的资源?快使用搜索试试~ 我知道了~
AXI-Packet-Generator.pdf
资源推荐
资源详情
资源评论
DATASHEET
AXI PACKET GENERATOR
1
www.perfectvips.com
OVERVIEW
Packet Generator is a software tool that will be running on a Host computer and generate traffic patterns. AXI Packet Generator is a
product that generates series of AXI4 compliant packets which can be used by emulator platform to generate traffic on DUT’s
interfaces. It can also be used on Simulation platform to generate traffic on simulation environment on DUT’s interface.
FEATURES
The AXI Traffic Generator has following features:
• AXI4 interface is used for register access and data transfers.
• Performs Multi-Mode operation (AXI4 Master, AXI4-Lite
Master, and AXI4-Stream Master).
• Flexible data width capability (32/64-bit) on output AXI4 Slave,
(32/64/128/256/512-bit) on output AXI4 Master interface
• Flexible address width capability from 32 to 64-bit on AXI4
Master Interface
• Flexible data width capability from 8-bit to 1,024-bit in
multiples of eight output AXI4-stream Master/Slave interface
• Supports AXI4-Lite Master interface for system initialization in
processor-less system.
• Interrupt support for indicating completion for traffic
generation.
• Error interrupt pin indicating error occurred during core
operation. Error registers can be read to understand the error
occurred. Only supported in Advanced mode.
• Initialization support through Memory initialization files to
internal RAM (CMDRAM, PARAMRAM, and MSTRAM) allows
you to initialize the contents of all RAMs for a desired traffic
profile.
• External global start/stop to synchronize multiple AXI Traffic
Generators in the system and to enable AXI Traffic Generator
without processor intervention.
AXI PACKET GENERATOR
BENE FI T S
The AXI Traffic Generator can be used in different
application at Simulation Platform and at Emulation
Platform and following are the benefits:
• Flexible data width capability from 8-bit to 1,024-bit in
multiples of eight output
• Interrupt support for indicating completion for traffic
generation.
• Error interrupt pin indicating error occurred during
core operation. Error registers can
be read to understand the error occurred.
• Two Different Modes can be set for following use-
cases:
Custom Mode
o This mode allows selecting different AXI4 interface
traffic generation.
o The available options are AXI4, AXI4-Stream, and
AXI4-Lite that include these modes
High Level Traffic Mode
o This mode allows generating IP specific traffic on
the AXI interface for pre-defined protocols.
o The currently supported traffic profiles include:
1. Video Mode
2. PCIe Mode
3. Ethernet Mode
4. USB Mode
5. Data Mode
Host
Emulator
Glue
Logic
Transactor
(SW)
Transmitter
Receiver
Transactor
(HW)
DUT
AXI PACKET Generator
Monitor
Figure 1: AXI PACKET GENERATOR in EMULATION PLATFORM
资源评论
起床学FPGA
- 粉丝: 567
- 资源: 5
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功