module ten(clk,row,line);
input clk;
output [7:0] row;
output [7:0] line;
reg [7:0] row;
reg [7:0] line;
integer i1,i2;
integer c,s,t;
reg j1,j2;
always @(posedge clk)
begin
if(i1<=9999999)
i1<=i1+1;
else
begin
j1<=~j1;
i1<=0;
end
end
always @(posedge clk)
begin
if(i2<=9999)
i2<=i2+1;
else
begin
j2<=~j2;
i2<=0;
end
本内容试读结束,登录后可阅读更多
下载后可阅读完整内容,剩余2页未读,立即下载