© 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
Quartus II Handbook Version 13.1
Volume 1: Design and Synthesis
November 2013
ISO
9001:2008
Registered
Section I. Design Flows
The Altera
®
Quartus
®
II design software provides a complete design environment
that easily adapts to your specific design requirements. This handbook is arranged in
chapters, sections, and volumes that correspond to the major stages in the overall
design flow. For a general introduction to features and the standard design flow in the
software, refer to the Introduction to the Quartus II Software manual.
This section is an introduction to design planning. It documents various specialized
design flows in the following chapters:
■ Chapter 1, Managing Quartus II Projects
Describes how to manage all the elements in your Quartus II project. You can save
multiple revisions of your project to experiment with settings that achieve your
design goals. Quartus II projects also support team-based, distributed work flows
and a scripting interface
■ Chapter 2, Design Planning with the Quartus II Software
This chapter is an overview of various design planning considerations: device
selection, early power estimation, I/O pin planning, and design planning. To help
you improve design productivity, it provides recommendations and describes
various tools available for Altera FPGAs.
■ Chapter 3, Quartus II Incremental Compilation for Hierarchical and Team-Based
Design
This chapter documents Altera’s incremental design and compilation flow, which
allows you to preserve the results and performance for unchanged logic in your
design as you make changes elsewhere, reduces design iteration time by up to 70%
so you achieve timing closure efficiently, and facilitates modular hierarchical and
team-based design flows using top-down or bottom-up methodologies.
■ Chapter 4, Design Planning for Partial Reconfiguration
This chapter provides a high-level guide to the use of partial reconfiguration in the
Quartus II software. Partial reconfiguration allows you to reconfigure a portion of
the FPGA dynamically, while the remainder of the device continues to operate.
■ Chapter 5, Quartus II Design Separation Flow
This chapter describes rules and guidelines for creating a floorplan with the
Design Separation flow. The Quartus II Design Separation flow provides the
ability to design physically independent structures on a single device. This allows
system designers to achieve a higher level of integration on a single FPGA, and
alleviates increasingly strict Size Weight and Power (SWaP) requirements.
