GD5F1GQ4UAYIG.PDF_gd5f1gq4uayig资源-CSDN文库

flash

3星 · 超过75%的资源需积分: 45 151 浏览量 2018-10-06 16:39:07 上传评论收藏 1.87MB PDF 举报

资源推荐

资源详情

资源评论

SPI(x1/x2/x4) NAND Flash GD5F1GQ4UAYIG

SPI (Serial Peripheral Interface) NAND Flash Memory

FEATURE

◆ 1G-bit Serial NAND Flash ◆ Program/Erase/Read Speed

-128M-byte -Page Program time: 400us typical

-2048 bytes page for read and program, spare 64bytes -Block Erase time: 3ms typical

-(128K + 4K)bytes per block for erase

-Page read time: 120us maximum(w/I ECC)

◆ Standard, Dual, Quad SPI ◆ Low Power Consumption

-Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD# -40mA maximum active current

-Dual SPI: SCLK, CS#, SIO0, SIO1, WP#, HOLD# -70uA maximum standby current

-Quad SPI: SCLK, CS#, SIO0, SIO1, SIO2, SIO3

◆ High Speed Clock Frequency ◆ Enhanced access performance

-108MHz for fast read with 30PF load -2kbyte cache for fast random read

-Quad I/O Data transfer up to 480Mbits/s -Cache read and cache program

-2112/2048/64/16 wrap read option

◆ Software/Hardware Write Protection ◆ Advanced Feature for NAND

-Write protect all/portion of memory via software -Internal ECC option, per 512bytes

-Enable/Disable protection with WP# Pin -Internal data move by page with ECC

-Top or Bottom, Block selection combination -Promised golden block0

◆ Advanced security Features

-8K-Byte OTP Region

◆ Single Power Supply Voltage

-Full voltage range:2.7~3.6V

Note: please contact GigaDevice for details

GD Confidential

Preliminary

SPI(x1/x2/x4) NAND Flash GD5F1GQ4UAYIG

GENERAL DESCRIPTION

SPI (Serial Peripheral Interface) NAND Flash provides an ultra cost-effective while high density non-volatile memory

storage solution for embedded systems, based on an industry-standard NAND Flash memory core. It is an attractive

alternative to SPI-NOR and standard parallel NAND Flash, with advanced features:

• Total pin count is 8, including VCC and GND

• Density range from 256Mbit to 8Gbit

• Superior write performance and cost per bit over SPI-NOR

• Significant low cost than parallel NAND

This low-pin-count NAND Flash memory follows the industry-standard serial peripheral interface, and always

remains the same pinout from one density to another. The command sets resemble common SPI-NOR command sets,

modified to handle NAND specific functions and added new features. GigaDevice SPI NAND is an easy-to-integrate

NAND Flash memory, with specified designed features to ease host management:

• User-selectable internal ECC. ECC code is generated internally during a page program operation. When a page is

read to the cache register, the ECC code is detect and correct the errors when necessary. The 64-bytes spare area is

available even when internal ECC enabled. The device outputs corrected data and returns an ECC error status.

• Assistant Block Management. With corresponding options set, the device can prohibit the Bad Block from being

erased. This option features favor the block management convenience and enhance the performance.

• Internal data move or copy back with internal ECC. The device can be easily refreshed and manage garbage

collection task, without need of shift in and out of data.

• Power on Read with internal ECC. The device will automatically read first page of fist block to cache after power

on, then host can directly read data from cache for easy boot. Also the data is promised correctly by internal ECC.

It is programmed and read in page-based operations, and erased in block-based operations. Data is transferred to or

from the NAND Flash memory array, page by page, to a data register and a cache register. The cache register is closest to

I/O control circuits and acts as a data buffer for the I/O data; the data register is closest to the memory array and acts as a

data buffer for the NAND Flash memory array operation. The cache register functions as the buffer memory to enable

page and random data READ/WRITE and copy back operations. These devices also use a SPI status register that reports

the status of device operation.

CONNECTION DIAGRAM

CS#

WP#

VSS

Top View

VCC

HOLD#

SCLK

8–LEAD WSON

4 5

GD Confidential

Preliminary

SPI(x1/x2/x4) NAND Flash GD5F1GQ4UAYIG

DEVICE OPERATION

SPI Modes

SPI NAND supports two SPI modes:

• CPOL = 0, CPHA = 0 (Mode 0)

• CPOL = 1, CPHA = 1 (Mode 3)

Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK for both modes. All

timing diagrams shown in this data sheet are mode 0. See figure2 for more details.

Figure2. SPI Modes Sequence Diagram

CS#

SCLK

CPOL CPHA

MSB LSB

Note: While CS# is HIGH, keep SCLK at VCC or GND (determined by mode 0 or mode 3). Do not toggle SCLK until CS# is driven

LOW.

Standard SPI

SPI NAND Flash features a standard serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select

(CS#), Serial Data Input (SI) and Serial Data Output (SO).

Dual SPI

SPI NAND Flash supports Dual SPI operation when using the x2 and dual IO commands. These commands allow

data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command

the SI and SO pins become bidirectional I/O pins: SIO0 and SIO1.

Quad SPI

SPI NAND Flash supports Quad SPI operation when using the x4 and Quad IO commands. These commands allow

data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command

the SI and SO pins become bidirectional I/O pins: SIO0 and SIO1, and WP# and HOLD# pins become SIO2 and SIO3.

HOLD Mode

The HOLD# signal goes low to stop any serial communications with the device, but doesn’t stop the operation of

write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being

low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising

edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don’t care during the HOLD operation, if CS# drives high during

HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at

high and then CS# must be at low.

GD Confidential

Preliminary

剩余31页未读，继续阅读

评论收藏

内容反馈

jxcclij

2018-12-24

官方文档，建议到官网下载
c2009xiaonie1988

2019-08-20

参开一下文档

mirkerson

粉丝: 1400
资源: 5

GD5F1GQ4UAYIG.PDF

GD5F1GQ4UAYIG_Rev1.3.pdf

GD5F4GQ6UEYIGR.pdf

NandFlash驱动程序

GD5F4GQ4XCYIG_Rev1.0

兆易创新（Gigadevice）GD5F2GQ4xBxIG SPI(x1_x2_x4) NAND Flash 数据.pdf

hrml5学习+示例 代码

GD5F4G.zip

国产化FLASH芯片（GD25Q256、GD5F2GQ5UEYIG） datasheet文档及驱动说明

GD5F1GQ5 flash

从STM32F10x系列移植到GD32F10x系列0722.pdf

GD32F303xx_.pdf

GD32F103 各项性能参数.pdf

GigaDevice.GD32F4xx_DFP.2.0.0.rar(兆易创新GD32F4xx系列官方固件库驱动库板级支持包for Keil MDK5)直接运行

GD5600设计的原理图.pdf

Modbus工控板-GD32MCU开发板Workshop报告.pdf

GigaDevice.GD32F1x0_DFP.3.2.0.rar(兆易创新GD32F1x0系列官方固件库驱动库板级支持包for Keil MDK5)直接运行

GigaDevice.GD32F4xx_DFP.1.0.3.pack

GD32F4xx数据手册.rar #资源达人分享计划#

FNWPB-HSE-GD33事故隐患管理制度.pdf

GigaDevice.GD32F30x_DFP.2.0.0.pack

STM32F103C8T6（标准库）部分例程（点灯、串口通信）

24条指令MIPS单周期CPU课程设计报告完整版.docx

appinventor37个案例源码.zip

STM32F103C8T6（HAL库）部分例程（点灯、串口通信）

2019最新vue全套开发视频非常推荐（自己也在看，确实不错）

经典LTE书籍：《4G移动通信技术权威指南》 第二版 高清带书签

turbo.zip turbo全套 吴雨霏理论代码 ccsds 不同译码算法

14个appinventor案例源码aia.zip

最新资源

hrml5学习+示例代码

经典LTE书籍：《4G移动通信技术权威指南》第二版高清带书签

turbo.zip turbo全套吴雨霏理论代码 ccsds 不同译码算法