################################################################################
# Vivado (TM) v2020.2 (64-bit)
#
# README.txt: Please read the sections below to understand the steps required
# to simulate the design for a simulator, the directory structure
# and the generated exported files.
#
################################################################################
1. Simulate Design
To simulate design, cd to the simulator directory and execute the script.
For example:-
% cd questa
% ./top.sh
The export simulation flow requires the Xilinx pre-compiled simulation library
components for the target simulator. These components are referred using the
'-lib_map_path' switch. If this switch is specified, then the export simulation
will automatically set this library path in the generated script and update,
copy the simulator setup file(s) in the exported directory.
If '-lib_map_path' is not specified, then the pre-compiled simulation library
information will not be included in the exported scripts and that may cause
simulation errors when running this script. Alternatively, you can provide the
library information using this switch while executing the generated script.
For example:-
% ./top.sh -lib_map_path /design/questa/clibs
Please refer to the generated script header 'Prerequisite' section for more details.
2. Directory Structure
By default, if the -directory switch is not specified, export_simulation will
create the following directory structure:-
<current_working_directory>/export_sim/<simulator>
For example, if the current working directory is /tmp/test, export_simulation
will create the following directory path:-
/tmp/test/export_sim/questa
If -directory switch is specified, export_simulation will create a simulator
sub-directory under the specified directory path.
For example, 'export_simulation -directory /tmp/test/my_test_area/func_sim'
command will create the following directory:-
/tmp/test/my_test_area/func_sim/questa
By default, if -simulator is not specified, export_simulation will create a
simulator sub-directory for each simulator and export the files for each simulator
in this sub-directory respectively.
IMPORTANT: Please note that the simulation library path must be specified manually
in the generated script for the respective simulator. Please refer to the generated
script header 'Prerequisite' section for more details.
3. Exported script and files
Export simulation will create the driver shell script, setup files and copy the
design sources in the output directory path.
By default, when the -script_name switch is not specified, export_simulation will
create the following script name:-
<simulation_top>.sh (Unix)
When exporting the files for an IP using the -of_objects switch, export_simulation
will create the following script name:-
<ip-name>.sh (Unix)
Export simulation will create the setup files for the target simulator specified
with the -simulator switch.
For example, if the target simulator is "ies", export_simulation will create the
'cds.lib', 'hdl.var' and design library diectories and mappings in the 'cds.lib'
file.
没有合适的资源?快使用搜索试试~ 我知道了~
资源推荐
资源详情
资源评论
收起资源包目录
10g-udp,verilog代码,在开发板上验证 (1389个子文件)
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
__synthesis_is_complete__ 0B
simulate.bat 820B
compile.bat 814B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
runme.bat 229B
mac_10g_udp.bit 7.68MB
mac_10g_udp_routed.dcp 23.24MB
mac_10g_udp_placed.dcp 18.6MB
mac_10g_udp_physopt.dcp 18.58MB
mac_10g_udp_opt.dcp 13.56MB
xxv_ethernet_0.dcp 5.6MB
xxv_ethernet_0.dcp 5.57MB
xxv_ethernet_0.dcp 5.57MB
mac_10g_udp.dcp 3.78MB
ila_0.dcp 783KB
ila_0.dcp 783KB
ila_0.dcp 782KB
ila_1.dcp 746KB
ila_1.dcp 746KB
ila_1.dcp 743KB
ila_1.dcp 654KB
ila_1.dcp 631KB
ila_2.dcp 526KB
ila_2.dcp 526KB
ila_2.dcp 526KB
dbg_hub.dcp 439KB
dbg_hub.dcp 416KB
dbg_hub.dcp 406KB
axis_data_fifo_0.dcp 126KB
axis_data_fifo_0.dcp 126KB
axis_data_fifo_0.dcp 126KB
vio_0.dcp 106KB
vio_0.dcp 106KB
vio_0.dcp 105KB
clk_wiz_0.dcp 11KB
clk_wiz_0.dcp 11KB
clk_wiz_0.dcp 11KB
compile.do 6KB
compile.do 6KB
compile.do 6KB
mac_10g_udp_tb_compile.do 6KB
compile.do 3KB
compile.do 2KB
compile.do 2KB
compile.do 2KB
compile.do 2KB
compile.do 2KB
compile.do 2KB
compile.do 2KB
compile.do 2KB
compile.do 2KB
compile.do 1KB
compile.do 1KB
compile.do 1KB
compile.do 897B
compile.do 865B
compile.do 855B
compile.do 775B
compile.do 743B
compile.do 733B
mac_10g_udp_tb_simulate.do 694B
compile.do 458B
compile.do 422B
compile.do 419B
compile.do 419B
simulate.do 381B
simulate.do 381B
simulate.do 375B
simulate.do 375B
simulate.do 373B
simulate.do 367B
compile.do 361B
mac_10g_udp_tb_wave.do 347B
compile.do 346B
simulate.do 313B
simulate.do 313B
simulate.do 304B
simulate.do 301B
simulate.do 301B
simulate.do 301B
simulate.do 301B
simulate.do 296B
simulate.do 296B
simulate.do 296B
simulate.do 296B
simulate.do 287B
共 1389 条
- 1
- 2
- 3
- 4
- 5
- 6
- 14
资源评论
liupan316
- 粉丝: 0
- 资源: 3
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功