###############################################################################
## (c) Copyright 2009 - 2012 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.
##
###############################################################################
## ____ ____
## / /\/ /
## /___/ \ / Vendor : Xilinx
## \ \ \/ Version : 1.9
## \ \ Application : MIG
## / / Filename : readme.txt
## /___/ /\ Date Last Modified : $Date: 2011/06/02 08:31:16 $
## \ \ / \ Date Created : Tue Sept 21 2010
## \___\/\___\
##
## Device : 7 Series
## Design Name : DDR3 SDRAM
## Purpose : Steps to run simulations using Modelsim/ISIM/Vivado simualtor
## Assumptions : Simulations are run in \sim folder of MIG output directory
## Reference :
## Revision History:
###############################################################################
MIG ouputs files (sim.do and other files) required to run the simulations for
Modelsim, ISIM and Vivado Simulator.
1. How to run simulations in Modelsim simulator
A) sim.do File :
a) The 'sim.do' file has commands to compile and simulate memory
interface design and run the simulation for specified period of time.
b) It has the syntax to Map the required libraries (unisims_ver,
unisim and secureip). The libraries should be mapped using
the following command
vmap unisims_ver <unisims_ver lib path>
vmap unisim <unisim lib path>
vmap secureip <secureip lib path>
Also, $XILINX environment variable must be set in order to compile glbl.v file
c) Displays the waveforms that are listed with "add wave" command.
B) Steps to run the Modelsim simulation:
a) The user should invoke the Modelsim simulator GUI.
b) Change the present working directory path to the sim folder.
In Transcript window, at Modelsim prompt, type the following command to
change directory path.
cd <sim directory path>
c) Run the simulation using sim.do file.
At Modelsim prompt, type the following command:
do sim.do
d) To exit simulation, type the following command at Modelsim prompt:
quit -f
e) Verify the transcript file for the memory transactions.
2. How to run simualtions in ISIM (Xilinx simulator) simulator
A) Following files are provided :
a) The "isim_files.prj" file contains the list of the hdl files
present in the design. It also contains the hdl, library and
the source file names.
b) The "isim_options.tcl" file contains the TCL commands for simulation
and resume on error.
c) The "isim_run.bat" has commands which use "isim_files.prj" and
"isim_options.tcl" files.
B) Steps to run the ISIM simulation:
The user should execute the file isim.bat, which does the following steps:
a) Compiles, elaborates the design and generates the simulation executable
using the fuse command in 'isim.bat' file.
b) Invokes the ISIM GUI.
c) User can add required signals from objects window to the waveform viewer
and run simulation for specified time using the command
"run <time>" in ISIM GUI.
3. How to run simualtions in Vivado Simulator
A) Following files are provided :
a) The "xsim_files.prj" file contains the list of the hdl files
present in the design. It also contains the hdl, library and
the source file names.
b) The "xsim_options.tcl" file contains the TCL commands for simulation
and resume on error.
c) The "xsim_run.sh/xsim_run.bat" has commands which use "xsim_files.prj" and
"xsim_options.tcl" files.
B) Steps to run the simulations with Vivado Simulator:
The user should execute the file xsim_run.sh/xsim_run.bat, which does the
following steps:
a) Compiles, elaborates the design and generates the simulation executable
using the fuse command in "xsim_run.sh/xsim_run.bat" file.
b) Invokes the Vivado Simulator GUI.
c) User can add required signals from objects window to the waveform viewer
and run simulation for specified time using the command
"run <time>" in Vivado Simulator GUI.
4. SIM_BYPASS_INIT_CAL parameter value of SKIP, skips memory initialization sequence
and calibration sequence. This could lead to simulation errors since design is not
calibrated at all. Preferred values for parameter SIM_BYPASS_INIT_CAL to run
simulations are FAST and OFF.
5. Simulations running with parameter MAX_MEM defined uses a temporary directory for model data.
The default temporary directory specified in model file is /tmp which doesn't exist for Windows OS.
Therfore users running on Windows OS should change the ddr3_model.v file as below
tmp_model_dir = "/tmp";
to
tmp_model_dir = ".";
This change works for All OS.
6. VHDL designs cannot be simulated with ISIM due to a simulator library issue.
没有合适的资源?快使用搜索试试~ 我知道了~
ddr-test.zip
共648个文件
v:89个
bat:50个
tcl:42个
需积分: 0 6 下载量 9 浏览量
2023-03-09
16:36:50
上传
评论 2
收藏 78.98MB ZIP 举报
温馨提示
关于xilinx的ddr3的IP学习与仿真,添加了两个FIFO控制读写。
资源推荐
资源详情
资源评论
收起资源包目录
ddr-test.zip (648个子文件)
_info 30KB
_info 105B
_opt1__lock 43B
_vmake 29B
fifo_data.asy 1KB
rd_ddr3_fifo.asy 1KB
wr_ddr3_fifo.asy 1KB
r_fifo_data.asy 881B
data_top.v.bak 5KB
vtf_ddr_user.v.bak 4KB
rem_files.bat 13KB
ise_flow.bat 4KB
implement_synplify.bat 3KB
implement_synplify.bat 3KB
implement_synplify.bat 3KB
implement.bat 3KB
implement.bat 3KB
implement_synplify.bat 3KB
implement.bat 3KB
implement.bat 3KB
xsim_run.bat 3KB
simulate_ncsim.bat 3KB
simulate_ncsim.bat 3KB
isim_run.bat 3KB
simulate_ncsim.bat 3KB
simulate_ncsim.bat 3KB
create_ise.bat 3KB
makeproj.bat 3KB
simulate_ncsim.bat 3KB
simulate_ncsim.bat 3KB
simulate_ncsim.bat 3KB
simulate_ncsim.bat 3KB
simulate_vcs.bat 3KB
simulate_vcs.bat 3KB
simulate_vcs.bat 3KB
simulate_isim.bat 3KB
simulate_isim.bat 3KB
simulate_isim.bat 3KB
simulate_vcs.bat 3KB
simulate_vcs.bat 3KB
simulate_vcs.bat 3KB
simulate_isim.bat 3KB
simulate_isim.bat 3KB
simulate_vcs.bat 3KB
simulate_isim.bat 3KB
simulate_isim.bat 3KB
simulate_vcs.bat 3KB
simulate_isim.bat 3KB
planAhead_ise.bat 3KB
planAhead_ise.bat 3KB
planAhead_ise.bat 3KB
planAhead_ise.bat 3KB
simulate_mti.bat 2KB
simulate_mti.bat 2KB
simulate_mti.bat 2KB
simulate_mti.bat 2KB
simulate_mti.bat 2KB
simulate_mti.bat 2KB
simulate_mti.bat 2KB
simulate_mti.bat 2KB
example_top.bgn 47KB
example_top.bit 3.65MB
example_top.bld 2KB
coregen.cgp 236B
example_top.cmd_log 2KB
data_burst.cmd_log 1KB
sim_tb_top.cmd_log 768B
data_top.cmd_log 446B
ddr_user.cmd_log 248B
data_traffic.cmd_log 235B
ddr3_control.cmd_log 235B
mem_burst.cmd_log 226B
mem_test.cmd_log 223B
.cmd_log 212B
example_top.cpj 740KB
example_top_pad.csv 22KB
ddr3.csv 2KB
planAhead_pid13192.debug 4KB
planAhead_pid6764.debug 4KB
sim.do 6KB
wave_mti.do 4KB
wave_mti.do 4KB
wave_mti.do 4KB
wave_mti.do 4KB
wave_mti.do 4KB
wave_mti.do 4KB
wave_mti.do 4KB
wave_mti.do 4KB
simulate_mti.do 3KB
simulate_mti.do 3KB
simulate_mti.do 3KB
simulate_mti.do 3KB
simulate_mti.do 3KB
simulate_mti.do 3KB
simulate_mti.do 3KB
simulate_mti.do 3KB
example_top.drc 39KB
example_top_ngc_zx.edif 18.77MB
sim_tb_top.fdo 6KB
vtf_example_top.fdo 5KB
共 648 条
- 1
- 2
- 3
- 4
- 5
- 6
- 7
资源评论
爱漂流的易子
- 粉丝: 1w+
- 资源: 2
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功