PartA2SDHostControllerStandardSpecificationVer3资源-CSDN文库

Host

Controller

5星 · 超过95%的资源需积分: 31 113 浏览量 2012-07-26 20:39:35 上传评论 4 收藏 742KB PDF 举报

资源推荐

资源详情

资源评论

AMD, Inc

Downloaded by Suki Xu AMD, Inc on 01/11/2010

SD Specifications

Part A2

SD Host Controller

Standard Specification

Version 3.00 Draft 1.00

November 9, 2009

Technical Committee

SD Association

AMD, Inc

Downloaded by Suki Xu AMD, Inc on 01/11/2010

SD Host Controller Standard Specification Version 3.00 Draft 1.00

Confidential

Draft Only Page

Draft Revision History for Version 2.00

Date Version Changes compared to previous issue

July 29, 2005 2.00 Add following features and register sets

contents which are described in the SD Host ver1.00 Supplementary

Note

ADMA (Advanced DMA)

Test Register

Force Event Register for Error Interrupt Status

Force Event Register for Auto CMD12 Error Status

ADMA Error Status Register

ADMA System Address Register

Modify (Update) following register sets

Host Control Register

Error Interrupt Status Register

Error Interrupt Status Enable Register

Error Interrupt Signal Enable Register

Capabilities Register

Host Controller Version Register

Add following sequence

SD Transaction Generation (Using ADMA)

High Speed Mode Setting

Sep. 17, 2005 1st Adding explanation for ADMA

Adding internal ADMA register (ADMA Data Length Register, ADMA Data

Address Register)

Adding explanation for the test register in the Host Control Register

Removing the description for MMC 8 bit

April 12, 2006 2nd Add High Capacity initialization sequence. Switching bus speed mode.

miniSD adaptor issue.

July 13, 2006 3rd Modify ADMA Specification.

July 24, 2006 3rd Typos fixed. Explanation of Stop At Block Gap Request is changed.

Aug. 1, 2006 3rd Command with busy is not explained in DAT Line Active and Transfer

Complete. Modify explanation of Auto CMD12 Error Interrupt.

Final draft release from WG,TG

Aug. 10 2006 4th Clean up 3rd changes.

Add Force Event and ADMA register in Section 1.2.

R7 is added in Table 2-10.

SDIO initialization (CMD5) is added in Section 3.6.

Wide figures are fitted to sheet width.

Aug. 25, 2006 5th Typo fixed. (Spell check is performed but fixed word is not marked.)

Some sentences are changed and indicated by orange

DMA is changed to SDMA if it refers to only SDMA.

(Section 1.4 and others)

Field names and register names related to SDMA are changed.

SDMA Support, Host SDMA Buffer Boundary etc.

Add explanation to Buffer Write Enable that the controller should not

AMD, Inc

Downloaded by Suki Xu AMD, Inc on 01/11/2010

SD Host Controller Standard Specification Version 3.00 Draft 1.00

Confidential

issue interrupt after the last block data written.

Change flow chart of Using ADMA. (DMA int is changed to AMDA Error)

Appendix B.2 is changed.

Sep. 1, 2006 2.00 Final draft for TC Review

Sep. 26, 2006 2.00 Final draft for IP Review

Oct. 10, 2006 2.00 Final draft for IP Review

Table 1-10 is fixed to indicate 16-bit length.

Draft Revision History for Version 3.00

Date Draft Changes compared to previous issue

Feb. 23, 2009 Draft

0.30

The first draft for Version 3.00

Feb. 26, 2009 Draft

0.40

First draft for review

Mar. 19, 2009 Draft

0.41

• Preset Value Enable is moved to Host Control 2 register

• Asynchronous Interrupt Enable is changed to Bit14.

• A bit "Shared Bus Slot" is changed to 2-bit "Slot Type".

• SDMA Address is extended for 32-bit Block Count for CMD23

• Previous "Block Count" is changed to "16-bit Block Count"

• Auto CMD23 is added in Transfer Mode register

• Auto CMD23 error is indicated to Auto CMD Error Status register.

• The name "Auto CMD12" is changed to "Auto CMD" if it is also used for

Auto CMD23.

• Table 2-42 : Preset Value Register Select Condition is changed

• Host Controller Version 3.00 is added

Apr. 9, 2009 Draft

0.42

• P19 Explanation for Block Count is added in Section 1.15.

• P28 Explanation of Auto CMD23 Enable is changed

• P79 XPC control method is described in Maximum Current Capabilities

• P87 Back-End Power Control is added to Shared Bus Control Register

• P89 Implementation Note for Lock-Reset is added

• Section 3.6 Card Initialization and Identification is fixed.

• Section 3.6.1 Signal Voltage Switch Procedure is added.

• Section 3.9 Bus Speed Mode Selection is fixed.

Apr. 14, 2009 Draft

0.43

• Rename 32-bit Block Count to "Argument 2"

• Remove "16-bit" from "16-bit Block Count"

• "Argument" register is changed to "Argument 1" register

• Table 1-1 is fixed (ADMA is added, Argument 1 and Argument 2)

• Re-tuning Request is added in the Present State register

• P74 Explanation regarding tuning is fixed.

• "Preset Values" is changed to "Preset Value".

• P89 Implementation Note for Lock-Reset is fixed

• Section 3.9 "EHS and EUHS[2:0]" is changed to "EHS or EUHS[2:0]".

Apr. 14, 2009 Draft

0.50

The first draft for TG review

Apr. 27, 2009 Draft

0.51

Feedback from Atheros is applied.

• Wordings are improved for better understandings.

• Section 1.7.4 is removed

• Section 1.8 clearing Card Interrupt Status Enable

AMD, Inc

Downloaded by Suki Xu AMD, Inc on 01/11/2010

SD Host Controller Standard Specification Version 3.00 Draft 1.00

Confidential

iii

• Appendix C.4 Device State is changed for async. int support.

• Appendix C.4 Device State for embedded device is added.

• Section 2.2.15 Implementation Note is added for timeout.

May 11, 2009 Draft

0.52

• Figure 1-2 is modified and Table 1-1 is added (following Tables in Section

1 are re-numbered)

• Section1.3 and Figure 1-3 are fixed.

• Re-Tuning Event is added to Table 2-15 Re-Tuning Request.

• Re-Tuning Event is added to Normal Interrupt registers

May 18, 2009 Draft

0.53

• Figure 1-1 and below explanation are fixed.

• Table 2-32 1.8V Signaling Enable is cleared by host controller fails.

• Table 2-32 explanation for Read Wait is changed.

• Step (4) and (8) are added in Figure 3-10 and explanation below.

• Fix completion status to 1111b in Figure 3-10 and explanation below.

May 19, 2009 Draft

0.60

Draft for TG review

June 11, 2009 Draft

0.61

• Wording and typos are fixed (Page 19,20,28,45,61,71,75,87,89)

• Page37 Explanation for Re-Tuning Request is changed.

• Page39 Explanation is added for Auto CMD12 and Auto CMD23

• Page56 Explanation is added for Auto CMD12 and Auto CMD23

• Page73 Explanation for re-tuning is removed.

• Page74 Clock Multiplier field is moved

• Page74 New capabilities are added to bit 42-40

• Page103 Exchange step (3) and (4)

June 24, 2009 Draft

0.62

Clear condition of Re-Tuning Request is added.

3 fields are modified in Capabilities register

• Timer Count for Re-Tuning (add a new field)

• Use Re-Tuning Request During Non Data Transfer

(Rename of Use Re-Tuning Timer)

• Use Re-Tuning Request During Data Transfer

Page 53 and 54 table is added in INT_A, INT_B, INT_C

Example of Shared Bus Host Controller is added in Appendix D

July 21, 2009 Draft

0.63

Page7 Section 1.7.4 is removed.

Page18 Explanation of Sampling Clock Tuning is changed

Page36 Explanation of Re-Tuning Request is changed.

Page56 Explanation is added in Tuning Error.

Page58 Tuning Error interrupt is added

Page63 Tuning Error Status Enable is added.

Page67 Tuning Error Signal Enable is added.

Page70 Explanation of Sampling Clock Select is changed.

Page72 Figure 2-29 is fixed. Explanation below Figure 2-29 is changed.

Page73 Re-Tuning Modes in Capabilities is added.

Page74 Fields assignments in Capabilities are changed.

August 4, 2009 Draft

0.64

Section 1.2: A sentence is added.

Section 1.4: Remove description regarding infinite transfers

Capabilities Update

(1) Explanation is added to bit 20

(2) Re-Tuning Modes is changed

(3) Timer Count for Re-Tuning assignment is changed.

Some editorial changes are applied.

August 12, 2009 Draft

0.70

Page3 Typo is fixed in Section 1.4

Page33 Missing Re-Tuning Request in Fig2-9 is fixed

剩余160页未读，继续阅读

评论收藏

内容反馈

zhyy1212hz

2014-03-20

是完整版的，谢谢分享，正在研究SD的时序
xiangwenjun

2015-01-30

清晰，完整，做驱动的直接读spec就是最好了
wpckiller

2016-03-07

对研究协议有比较大的帮助，挺不错的资源
wenson31

2017-02-10

最近遇到SD辐射的问题，需要深入学习SD的协议，这个是完整版的，非常好。
wangshunlinuaa

2021-02-23

这份Part A2是SD卡标准中描述SD Host controller的部分，对于芯片驱动的开发很有帮助。