没有合适的资源？快使用搜索试试~ 我知道了~
温馨提示
试读
65页
X-HDL 4 is the premier VHDL <=> Verilog translator. Unlike other translators, X-HDL performs intelligent translation of your HDL code, not just syntax conversion. Along with top-notch translation abilities, X-HDL helps you do the entire translation job by providing user-definable translations, an integrated design hierarchy browser to evaluate design organization and a built-in link checker to validate code structure and form.
资源推荐
资源详情
资源评论
HDL Translation with X-HDL
HDL Translation With X-HDL
For X-HDL 4.1.4
Copyright © 2006-2010 X-Tek Corporation
July 5, 2010
HDL Translation with X-HDL
Contents
HDL Translation With X-HDL .......................................................................................................................... 1
For X-HDL 4.1.4 ........................................................................................................................................... 1
INTRODUCTION ....................................................................................................................................................... 7
INITIAL SETUP.......................................................................................................................................................... 7
X-HDL OVERVIEW ................................................................................................................................................... 8
V
ERILOG
-
TO
-VHDL
T
RANSLATION
........................................................................................................................... 8
VHDL-
TO
-V
ERILOG
T
RANSLATION
........................................................................................................................... 9
H
IERARCHICAL
B
ROWSER
........................................................................................................................................ 10
GUI MODE ................................................................................................................................................................ 11
F
ILE
M
ENU
............................................................................................................................................................... 11
S
ETUP
M
ENU
............................................................................................................................................................ 12
H
ELP
M
ENU
.............................................................................................................................................................. 13
V
ERILOG
-
TO
-VHDL
C
ONFIGURATION
..................................................................................................................... 13
Main Options Page .............................................................................................................................................. 14
Syntax Options Page ............................................................................................................................................ 17
Style Options Page ............................................................................................................................................... 19
Lint Options Page 1 ............................................................................................................................................. 20
Lint Options Page 2 ............................................................................................................................................. 22
VHDL-
TO
-V
ERILOG
C
ONFIGURATION
..................................................................................................................... 23
Main Options Page .............................................................................................................................................. 24
Syntax Options Page ............................................................................................................................................ 26
Style Options Page ............................................................................................................................................... 28
Lint Options Page 1 ............................................................................................................................................. 29
Lint Options Page 2 ............................................................................................................................................. 30
COMMAND-LINE MODE....................................................................................................................................... 33
V
ERILOG
-
TO
-VHDL
C
OMMAND
-
LINE
O
PTIONS
....................................................................................................... 33
-arch .................................................................................................................................................................... 33
-assign.................................................................................................................................................................. 33
-author ................................................................................................................................................................. 33
-blocks.................................................................................................................................................................. 33
-byname ............................................................................................................................................................... 33
-case ..................................................................................................................................................................... 34
-comments ............................................................................................................................................................ 34
-comp2pkg ........................................................................................................................................................... 34
-company ............................................................................................................................................................. 34
-conditions ........................................................................................................................................................... 34
-custom_header ................................................................................................................................................... 34
-custom_trans ...................................................................................................................................................... 34
-db ........................................................................................................................................................................ 35
-defaultcase .......................................................................................................................................................... 35
-define .................................................................................................................................................................. 35
-delay ................................................................................................................................................................... 35
-delay0 ................................................................................................................................................................. 35
-dest ..................................................................................................................................................................... 36
-event ................................................................................................................................................................... 36
-ext ....................................................................................................................................................................... 36
-fix_multiple ......................................................................................................................................................... 36
-fullcase ............................................................................................................................................................... 36
HDL Translation with X-HDL
-function ............................................................................................................................................................... 36
-gated ................................................................................................................................................................... 36
-header ................................................................................................................................................................. 36
-hier ..................................................................................................................................................................... 36
-hier_filter ............................................................................................................................................................ 37
-include ................................................................................................................................................................ 37
-incpath ................................................................................................................................................................ 37
-indent .................................................................................................................................................................. 37
-inout.................................................................................................................................................................... 37
-input.................................................................................................................................................................... 37
-instance .............................................................................................................................................................. 37
-integer ................................................................................................................................................................ 37
-iocheck ................................................................................................................................................................ 37
-label .................................................................................................................................................................... 38
-latch .................................................................................................................................................................... 38
-log ....................................................................................................................................................................... 38
-loop ..................................................................................................................................................................... 38
-lowercase ............................................................................................................................................................ 38
-module ................................................................................................................................................................ 38
-no_auto_pkgs ..................................................................................................................................................... 38
-output.................................................................................................................................................................. 38
-package .............................................................................................................................................................. 38
-param2int ........................................................................................................................................................... 39
-parameter ........................................................................................................................................................... 39
-pkg ...................................................................................................................................................................... 39
-port ..................................................................................................................................................................... 39
-post ..................................................................................................................................................................... 39
-pre ...................................................................................................................................................................... 39
-preserve .............................................................................................................................................................. 39
-queue .................................................................................................................................................................. 40
-real ..................................................................................................................................................................... 40
-register ............................................................................................................................................................... 40
-reset .................................................................................................................................................................... 40
-sep_files .............................................................................................................................................................. 40
-single .................................................................................................................................................................. 40
-srcpath ................................................................................................................................................................ 40
-std2comb ............................................................................................................................................................ 40
-suffix ................................................................................................................................................................... 40
-summary ............................................................................................................................................................. 41
-task ..................................................................................................................................................................... 41
-time ..................................................................................................................................................................... 41
-trans_onoff ......................................................................................................................................................... 41
-type ..................................................................................................................................................................... 41
-undriven .............................................................................................................................................................. 41
-unused ................................................................................................................................................................ 42
-verbose ............................................................................................................................................................... 42
-vert...................................................................................................................................................................... 42
-vhdl93 ................................................................................................................................................................. 42
-wire ..................................................................................................................................................................... 42
-wrap.................................................................................................................................................................... 42
-xzcheck ............................................................................................................................................................... 42
VHDL-
TO
-V
ERILOG
C
OMMAND
-
LINE
O
PTIONS
....................................................................................................... 42
-architecture ........................................................................................................................................................ 43
-assign.................................................................................................................................................................. 43
-author ................................................................................................................................................................. 43
-block ................................................................................................................................................................... 43
HDL Translation with X-HDL
-blocks.................................................................................................................................................................. 43
-blockseq .............................................................................................................................................................. 43
-byname ............................................................................................................................................................... 43
-case ..................................................................................................................................................................... 43
-comments ............................................................................................................................................................ 44
-company ............................................................................................................................................................. 44
-conditions ........................................................................................................................................................... 44
-constant .............................................................................................................................................................. 44
-custom_header ................................................................................................................................................... 44
-custom_trans ...................................................................................................................................................... 44
-db ........................................................................................................................................................................ 45
-defaultcase .......................................................................................................................................................... 45
-defines ................................................................................................................................................................ 45
-defparam ............................................................................................................................................................ 45
-dest ..................................................................................................................................................................... 45
-entity ................................................................................................................................................................... 45
-ext ....................................................................................................................................................................... 45
-fullcase ............................................................................................................................................................... 45
-function ............................................................................................................................................................... 46
-gated ................................................................................................................................................................... 46
-generic ................................................................................................................................................................ 46
-header ................................................................................................................................................................. 46
-hier ..................................................................................................................................................................... 46
-hier_filter ............................................................................................................................................................ 46
-include ................................................................................................................................................................ 46
-indent .................................................................................................................................................................. 46
-inline_pkg ........................................................................................................................................................... 47
-inout.................................................................................................................................................................... 47
-input.................................................................................................................................................................... 47
-instance .............................................................................................................................................................. 47
-iocheck ................................................................................................................................................................ 47
-label .................................................................................................................................................................... 47
-latch .................................................................................................................................................................... 47
-log ....................................................................................................................................................................... 47
-loop ..................................................................................................................................................................... 48
-lowercase ............................................................................................................................................................ 48
-output.................................................................................................................................................................. 48
-package .............................................................................................................................................................. 48
-port ..................................................................................................................................................................... 48
-post ..................................................................................................................................................................... 48
-pre ...................................................................................................................................................................... 48
-preserve .............................................................................................................................................................. 48
-procedure ........................................................................................................................................................... 49
-queue .................................................................................................................................................................. 49
-remove ................................................................................................................................................................ 49
-reset .................................................................................................................................................................... 49
-signal .................................................................................................................................................................. 49
-simplify_compare ............................................................................................................................................... 49
-single .................................................................................................................................................................. 49
-srcpath ................................................................................................................................................................ 49
-strict_compare .................................................................................................................................................... 49
-subtype ................................................................................................................................................................ 50
-suffix ................................................................................................................................................................... 50
-summary ............................................................................................................................................................. 50
-timescale ............................................................................................................................................................. 50
-trans_onoff ......................................................................................................................................................... 50
HDL Translation with X-HDL
-type ..................................................................................................................................................................... 50
-unbound_size ...................................................................................................................................................... 51
-undriven .............................................................................................................................................................. 51
-unsigned_vec ...................................................................................................................................................... 51
-unused ................................................................................................................................................................ 51
-variable .............................................................................................................................................................. 51
-vert...................................................................................................................................................................... 51
-vertio .................................................................................................................................................................. 51
-vlog2001 ............................................................................................................................................................. 51
-wrap.................................................................................................................................................................... 52
-xzcheck ............................................................................................................................................................... 52
-xzsize .................................................................................................................................................................. 52
TRANSLATION LIMITATIONS AND CONSIDERATIONS ............................................................................. 53
V
ERILOG LIMITATIONS
/
CONSIDERATIONS
................................................................................................................. 53
VHDL
LIMITATIONS
/
CONSIDERATIONS
.................................................................................................................... 54
X-TEK LICENSE MANAGER ................................................................................................................................ 55
XLMHOSTID
.............................................................................................................................................................. 55
XLMSERVER
.............................................................................................................................................................. 55
XLMCONTROL
........................................................................................................................................................... 55
SUPPLIED VHDL PACKAGES .............................................................................................................................. 58
REGULAR EXPRESSION FORMATS .................................................................................................................. 59
C
HARACTERS AND
A
BBREVIATIONS FOR
S
ETS OF
C
HARACTERS
.............................................................................. 59
S
ETS OF
C
HARACTERS
.............................................................................................................................................. 60
Q
UANTIFIERS
............................................................................................................................................................ 60
A
SSERTIONS
............................................................................................................................................................. 61
FREQUENTLY ASKED QUESTIONS ................................................................................................................... 62
SOFTWARE LICENSE AGREEMENT ................................................................................................................. 63
Figures
Figure 1 - X-HDL main window ................................................................................................................................. 11
Figure 2 - X-HDL file menu ........................................................................................................................................ 12
Figure 3 - X-HDL setup menu ..................................................................................................................................... 12
Figure 4 - X-HDL help menu ...................................................................................................................................... 13
Figure 5 - Verilog-to-VHDL translation page ............................................................................................................. 14
Figure 6 - Verilog-to-VHDL main options page ......................................................................................................... 15
Figure 7 - Verilog-to-VHDL database path dialog ...................................................................................................... 16
Figure 8 - Verilog-to-VHDL syntax options page ....................................................................................................... 17
Figure 9 - Verilog-to-VHDL package add dialog ........................................................................................................ 17
Figure 10 - Verilog-to-VHDL include path add dialog ............................................................................................... 18
Figure 11 - Verilog-to-VHDL define add dialog ......................................................................................................... 18
Figure 12 - Verilog-to-VHDL style options page ........................................................................................................ 19
Figure 13 - Verilog-to-VHDL lint options page 1 ....................................................................................................... 21
Figure 14 - Verilog-to-VHDL lint options page 2 ....................................................................................................... 22
Figure 15 - VHDL-to-Verilog translation page ........................................................................................................... 24
Figure 16 - VHDL-to-Verilog main options page ....................................................................................................... 25
Figure 17 - VHDL-to-Verilog database path add dialog ............................................................................................. 26
剩余64页未读，继续阅读
资源评论
haishy2016-04-27不错的资源
dingniguofei1
- 粉丝: 0
- 资源: 2
上传资源 快速赚钱
我的内容管理
展开
- 我的资源
快来上传第一个资源
我的收益 登录查看自己的收益
我的积分
登录查看自己的积分
我的C币
登录后查看C币余额
我的收藏 
我的下载 
下载帮助
前往需求广场，查看用户热搜最新资源
- (大赛作品)STM32实现的F072RB NUCLEO智能家居控制.zip
- STM32实现的数字示波器源码+数字信号处理教程、配套实例.zip
- 【cookie续续】【cookie续续】【cookie续续】
- 低功耗STM32实现的F411开发板（原理图+PCB源文件+官方例程+驱动等）.zip
- 基于stm32实现的 nucleo-L476的智能灯（操作说明+源码）.zip
- 基于STM32实现的 NUCLEO板设计彩色LED照明灯（纯cubeMX开发）.zip
- 基于STM32实现的 的联合调试侦听设备解决方案（原理图、PCB源文件、调试工具、视频）.zip
- 基于STM32实现的 人群定位、调速智能风扇设计（程序、设计报告、视频演示）.zip
- 哔哩下载姬（DownKyi）
- 千纬认字app再次更新，增加部首、笔画动画功能
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
安全验证
文档复制为VIP权益，开通VIP直接复制
信息提交成功