没有合适的资源?快使用搜索试试~ 我知道了~
资源推荐
资源详情
资源评论
i
NVM Express
®
Base Specification
Revision 2.0
May 13th, 2021
Please send comments to info@nvmexpress.org
NVM Express
®
Base Specification, revision 2.0
ii
NVM Express
®
Base Specification revision 2.0 is available for download at http://nvmexpress.org. The
NVM Express Base Specification revision 2.0 incorporates NVM Express Base Specification revision 1.4,
ratified on June 10, 2019, ECN 001, ECN 002, ECN 003, ECN 004, ECN 006, ECN 007, ECN 008, NVMe
over Fabrics ECN 001, NVMe over Fabrics ECN 002, TP 4009, TP 4015b, TP 4040a, TP 4046a, TP
4047b, TP 4052c, TP 4053a, TP 4056d, TP 4059a, TP 4060, TP 4063, TP4064, TP 4065b, TP 4068b, TP
4071b, TP 4075, TP 4078, TP 4079, TP 4082, TP 4083, TP 4084, TP 4086, TP 4088, TP 4102, TP
4105a, TP 8001, TP 8006, TP 8011, TP 6016a, TP 6022, TP 6026 (refer to
https://nvmexpress.org/changes-in-nvme-revision-2-0 for details).
SPECIFICATION DISCLAIMER
LEGAL NOTICE:
© Copyright 2007 to 2021 NVM Express, Inc. ALL RIGHTS RESERVED.
This NVM Express Base Specification, revision 2.0 is proprietary to the NVM Express, Inc. (also referred
to as “Company”) and/or its successors and assigns.
NOTICE TO USERS WHO ARE NVM EXPRESS, INC. MEMBERS: Members of NVM Express, Inc. have
the right to use and implement this NVM Express Base Specification, revision 2.0 subject, however, to the
Member’s continued compliance with the Company’s Intellectual Property Policy and Bylaws and the
Member’s Participation Agreement.
NOTICE TO NON-MEMBERS OF NVM EXPRESS, INC.: If you are not a Member of NVM Express, Inc.
and you have obtained a copy of this document, you only have a right to review this document or make
reference to or cite this document. Any such references or citations to this document must acknowledge
NVM Express, Inc. copyright ownership of this document. The proper copyright citation or reference is as
follows: “© 2007 to 2021 NVM Express, Inc. ALL RIGHTS RESERVED.” When making any such
citations or references to this document you are not permitted to revise, alter, modify, make any
derivatives of, or otherwise amend the referenced portion of this document in any way without the prior
express written permission of NVM Express, Inc. Nothing contained in this document shall be deemed as
granting you any kind of license to implement or use this document or the specification described therein,
or any of its contents, either expressly or impliedly, or to any intellectual property owned or controlled by
NVM Express, Inc., including, without limitation, any trademarks of NVM Express, Inc.
LEGAL DISCLAIMER:
THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN IS PROVIDED ON AN “AS IS”
BASIS. TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, NVM EXPRESS, INC.
(ALONG WITH THE CONTRIBUTORS TO THIS DOCUMENT) HEREBY DISCLAIM ALL
REPRESENTATIONS, WARRANTIES AND/OR COVENANTS, EITHER EXPRESS OR IMPLIED,
STATUTORY OR AT COMMON LAW, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, VALIDITY,
AND/OR NONINFRINGEMENT.
All product names, trademarks, registered trademarks, and/or servicemarks may be claimed as the
property of their respective owners.
The NVM Express
®
design mark is a registered trademark of NVM Express, Inc.
PCI-SIG
®
and PCIe
®
are registered trademarks of PCI-SIG.
NVM Express Workgroup
c/o VTM, Inc.
3855 SW 153
rd
Drive
Beaverton, OR 97003 USA
info@nvmexpress.org
NVM Express
®
Base Specification, revision 2.0
iii
Table of Contents
1 INTRODUCTION ............................................................................................................. 2
1.1 Overview ........................................................................................................................................ 2
1.2 Scope............................................................................................................................................. 3
1.3 Outside of Scope ........................................................................................................................... 3
1.4 Conventions ................................................................................................................................... 3
1.5 Definitions ...................................................................................................................................... 6
1.6 I/O Command Set specific definitions used in the NVMe Base specification ............................. 11
1.7 NVM Command Set specific definitions used in this specification .............................................. 12
1.8 References .................................................................................................................................. 12
1.9 References Under Development ................................................................................................. 14
2 THEORY OF OPERATION ............................................................................................... 15
2.1 Memory-Based Transport Model ................................................................................................. 17
2.2 Message-Based Transport Model ............................................................................................... 18
2.3 NVM Storage Model .................................................................................................................... 21
2.4 Extended Capabilities Theory ..................................................................................................... 26
3 NVM EXPRESS ARCHITECTURE ..................................................................................... 30
3.1 NVM Controller Architecture ........................................................................................................ 30
3.2 NVM Subsystem Entities ............................................................................................................. 69
3.3 NVM Queue Models .................................................................................................................... 79
3.4 Command Architecture Submission and Completion Mechanism ............................................ 105
3.5 Controller Initialization ............................................................................................................... 108
3.6 Shutdown Processing ................................................................................................................ 115
3.7 Resets........................................................................................................................................ 118
3.8 NVM Capacity Model ................................................................................................................. 120
3.9 Keep Alive ................................................................................................................................. 124
3.10 Privileged Actions ...................................................................................................................... 126
3.11 Firmware Update Process ......................................................................................................... 127
4 DATA STRUCTURES ................................................................................................... 129
4.1 Data Layout ............................................................................................................................... 129
4.2 Feature Values .......................................................................................................................... 136
4.3 Identifier Format and Layout (Informative) ................................................................................ 138
4.4 List Data Structures ................................................................................................................... 140
4.5 NVMe Qualified Names ............................................................................................................. 141
5 ADMIN COMMAND SET ............................................................................................... 144
5.1 Abort command ......................................................................................................................... 146
5.2 Asynchronous Event Request command .................................................................................. 147
5.3 Capacity Management command .............................................................................................. 151
5.4 Create I/O Completion Queue command .................................................................................. 155
5.5 Create I/O Submission Queue command.................................................................................. 156
5.6 Delete I/O Completion Queue command .................................................................................. 158
5.7 Delete I/O Submission Queue command .................................................................................. 159
5.8 Doorbell Buffer Config command .............................................................................................. 160
5.9 Device Self-test command ........................................................................................................ 161
5.10 Directive Receive command ...................................................................................................... 162
5.11 Directive Send command .......................................................................................................... 163
5.12 Firmware Commit command ..................................................................................................... 164
5.13 Firmware Image Download command ....................................................................................... 166
5.14 Format NVM command ............................................................................................................. 168
NVM Express
®
Base Specification, revision 2.0
iv
5.15 Get Features command ............................................................................................................. 170
5.16 Get Log Page command............................................................................................................ 173
5.17 Identify command ...................................................................................................................... 238
5.18 Keep Alive command ................................................................................................................. 277
5.19 Lockdown command .................................................................................................................. 277
5.20 NVMe-MI Receive command .................................................................................................... 279
5.21 NVMe-MI Send command ......................................................................................................... 279
5.22 Namespace Attachment command ........................................................................................... 279
5.23 Namespace Management command ........................................................................................ 280
5.24 Sanitize command ..................................................................................................................... 282
5.25 Security Receive command ....................................................................................................... 285
5.26 Security Send command ........................................................................................................... 287
5.27 Set Features command ............................................................................................................. 287
5.28 Virtualization Management command ....................................................................................... 316
6 FABRICS COMMAND SET ............................................................................................ 319
6.1 Authentication Receive Command and Response .................................................................... 319
6.2 Authentication Send Command and Response ........................................................................ 320
6.3 Connect Command and Response ........................................................................................... 321
6.4 Disconnect Command and Response ....................................................................................... 325
6.5 Property Get Command and Response .................................................................................... 326
6.6 Property Set Command and Response..................................................................................... 327
7 I/O COMMANDS ......................................................................................................... 329
7.1 Flush command ......................................................................................................................... 329
7.2 Reservation Acquire command ................................................................................................. 330
7.3 Reservation Register command ................................................................................................ 331
7.4 Reservation Release command ................................................................................................ 332
7.5 Reservation Report command ................................................................................................... 333
8 EXTENDED CAPABILITIES ........................................................................................... 336
8.1 Asymmetric Namespace Access Reporting .............................................................................. 336
8.2 Boot Partitions ........................................................................................................................... 342
8.3 Capacity Management............................................................................................................... 345
8.4 Command and Feature Lockdown ............................................................................................ 348
8.5 Controller Memory Buffer .......................................................................................................... 349
8.6 Device Self-test Operations ....................................................................................................... 351
8.7 Directives ................................................................................................................................... 353
8.8 Doorbell Stride for Software Emulation ..................................................................................... 362
8.9 Host Memory Buffer ................................................................................................................... 362
8.10 Host Operation with Asymmetric Namespace Access Reporting (Informative) ........................ 363
8.11 Namespace Management ......................................................................................................... 365
8.12 Namespace Write Protection ..................................................................................................... 367
8.13 NVMe over Fabrics In-band Authentication............................................................................... 369
8.14 Persistent Memory Region ........................................................................................................ 385
8.15 Power Management .................................................................................................................. 386
8.16 Predictable Latency Mode ......................................................................................................... 392
8.17 Read Recovery Level ................................................................................................................ 396
8.18 Replay Protected Memory Block ............................................................................................... 397
8.19 Reservations .............................................................................................................................. 408
8.20 Rotational Media ........................................................................................................................ 415
8.21 Sanitize Operations ................................................................................................................... 416
8.22 Submission Queue (SQ) Associations ...................................................................................... 419
8.23 Standard Vendor Specific Command Format ........................................................................... 420
8.24 Telemetry ................................................................................................................................... 420
NVM Express
®
Base Specification, revision 2.0
v
8.25 Universally Unique Identifiers (UUIDs) for Vendor Specific Information ................................... 424
8.26 Virtualization Enhancements ..................................................................................................... 427
9 ERROR REPORTING AND RECOVERY ............................................................................. 432
9.1 Command and Queue Error Handling ....................................................................................... 432
9.2 Media and Data Error Handling ................................................................................................. 432
9.3 Memory Error Handling ............................................................................................................. 432
9.4 Internal Controller Error Handling .............................................................................................. 432
9.5 Controller Fatal Status Condition .............................................................................................. 432
ANNEX A. SANITIZE OPERATION CONSIDERATIONS (INFORMATIVE) ..................................... 434
A.1 Overview .................................................................................................................................... 434
A.2 Hidden Storage (Overprovisioning) ........................................................................................... 434
A.3 Integrity checks and No-Deallocate After Sanitize .................................................................... 434
A.4 Bad Media and Vendor Specific NAND Use ............................................................................. 434
ANNEX B. HOST CONSIDERATIONS (INFORMATIVE) ........................................................... 436
B.1 Basic Steps when Building a Command ................................................................................... 436
B.2 Creating an I/O Submission Queue ........................................................................................... 436
B.3 Executing a Fused Operation .................................................................................................... 437
B.4 Asynchronous Event Request Host Software Recommendations ............................................ 439
B.5 Updating Controller Doorbell Properties using a Shadow Doorbell Buffer ................................ 440
剩余451页未读,继续阅读
资源评论
datangel
- 粉丝: 1
- 资源: 4
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功