1
LAYOUT REPORT
Ver.0.2
LAYOUT REPORT..................................................................................................................1
...........................................................................................................................................1
1. PCB LAYOUT (TERMS) .........................................................................................2
2. Test Point : ATE ICT ....................................................2
3. ( ) -for SMD: ...........................................................................................4
4. (LABEL ING) .............................................................................................................5
5. VIA HOLE PAD.....................................................................................................................5
6. PCB Layer ..........................................................................................................5
7. (PLACEMENT NOTES)...........................................................................5
8. PCB LAYOUT ................................................................................................................6
9. Transmission Line ( ) .....................................................................................8
10.General Guidelines Plane ..................................................................................8
11. General Guidelines .......................................................................................9
12. General Guidelines Damping Resistor .............................................................10
13. General Guidelines - RJ45 to Transformer .........................................................10
14. Clock Routing Guideline ...........................................................................................12
15. OSC & CRYSTAL Guideline ...........................................................................................12
16. CPU
?
RAM
?
FLASH....................................................................................................14
17. General Guidelines Decoupling Capacitor .....................................................14
18.POWER ........................................................................................................................15
19. GND & Vcc Plan ...................................................................................................17
20. DRC : Design Rule Check ...........................................................................................19
21. CAM / ( gerber file ........................................................20
22. .................................................................................................................21
23.PCB ............................................................................................23