This VHDL/Verilog or C/C++ source code is intended as a design reference
which illustrates how these types of functions can be implemented.
It is the user's responsibility to verify their design for
consistency and functionality through the use of formal
verification methods. Terasic provides no warranty regarding the use
or functionality of this code.