没有合适的资源?快使用搜索试试~ 我知道了~
MPC8245手册
4星 · 超过85%的资源 需积分: 9 27 下载量 162 浏览量
2007-06-01
14:27:53
上传
评论
收藏 7.69MB PDF 举报
温馨提示
试读
708页
摩托罗拉MPC8245的用户手册
资源详情
资源评论
资源推荐
MPC8245UM/D
10/2001
Rev. 1
MPC8245 Integrated Processor
User’s Manual
HOW TO REACH US:
USA/EUROPE/LOCATIONS NOT LISTED:
Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217
1-303-675-2140 or 1-800-441-2447
JAPAN:
Motorola Japan Ltd.; SPS, Technical Information Center,
3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan
81-3-3440-3569
ASIA/PACIFIC:
Motorola Semiconductors H.K. Ltd.; Silicon Harbour
Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po,
N.T.,
Hong Kong
852-26668334
TECHNICAL INFORMATION CENTER:
1-800-521-6274
HOME PAGE:
http://www.motorola.com/semiconductors
DOCUMENT COMMENTS:
FAX (512) 933-2625,
Attn: RISC Applications Engineering
Information in this document is provided solely to enable system and software
implementers to use Motorola products. There are no express or implied copyright
licenses granted hereunder to design or fabricate any integrated circuits or
integrated circuits based on the information in this document.
Motorola reserves the right to make changes without further notice to any products
herein. Motorola makes no warranty, representation or guarantee regarding the
suitability of its products for any particular purpose, nor does Motorola assume any
liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation consequential or incidental
damages. “Typical” parameters which may be provided in Motorola data sheets
and/or specifications can and do vary in different applications and actual
performance may vary over time. All operating parameters, including “Typicals”
must be validated for each customer application by customer’s technical experts.
Motorola does not convey any license under its patent rights nor the rights of
others. Motorola products are not designed, intended, or authorized for use as
components in systems intended for surgical implant into the body, or other
applications intended to support or sustain life, or for any other application in which
the failure of the Motorola product could create a situation where personal injury or
death may occur. Should Buyer purchase or use Motorola products for any such
unintended or unauthorized application, Buyer shall indemnify and hold Motorola
and its officers, employees, subsidiaries, affiliates, and distributors harmless
against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated
with such unintended or unauthorized use, even if such claim alleges that Motorola
was negligent regarding the design or manufacture of the part.
Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark
Office. digital dna is a trademark of Motorola, Inc. All other product or service
names are the property of their respective owners. Motorola, Inc. is an Equal
Opportunity/Affirmative Action Employer.
© Motorola, Inc. 2001
Overview
Signal Descriptions and Clocking
Address Maps
Configuration Registers
PCI Bus Interface
DMA Controller
Message Unit (I
2
O)
I
2
C Interface
EPIC
DUART
Central Control Unit
Error Handling
Power Management
Debug Features
Programmable I/O and Watchpoint
Glossary of Terms and Abbreviations
Index
Performance Monitor
Bit and Byte Ordering
1
2
3
4
5
6
7
8
9
10
11
12
13
14
18
16
A
GLO
IND
17
B
C
Processor Core
Memory Interface
Initialization Example
Instruction Set
15
D
Processor Core Register Summary
Overview
Signal Descriptions and Clocking
Address Maps
Configuration Registers
PCI Bus Interface
DMA Controller
Message Unit (I
2
O)
I
2
C Interface
EPIC
DUART
Central Control Unit
Error Handling
Power Management
Debug Features
Programmable I/O and Watchpoint
Glossary of Terms and Abbreviations
Index
Performance Monitor
Bit and Byte Ordering
1
2
3
4
5
6
7
8
9
10
11
12
13
14
18
16
A
GLO
IND
17
B
C
Processor Core
Memory Interface
Initialization Example
Instruction Set
15
D
Processor Core Register Summary
CONTENTS
Paragraph
Number
Title
Page
Number
MOTOROLA
Contents
v
Chapter 1
Overview
1.1 MPC8245 Integrated Processor Overview.......................................................... 1-1
1.1.1 MPC8245 Integrated Processor Features........................................................ 1-3
1.1.2 MPC8245 Integrated Processor Applications................................................. 1-5
1.2 Processor Core Overview.................................................................................... 1-8
1.3 Peripheral Logic Bus......................................................................................... 1-11
1.4 Peripheral Logic Overview ............................................................................... 1-11
1.4.1 Memory System Interface............................................................................. 1-12
1.4.2 Peripheral Component Interconnect (PCI) Interface .................................... 1-13
1.4.2.1 PCI Agent Capability................................................................................ 1-14
1.4.2.2 PCI Bus Arbitration Unit .......................................................................... 1-14
1.4.2.3 Address Maps and Translation.................................................................. 1-14
1.4.2.4 Byte Ordering ........................................................................................... 1-15
1.4.2.5 Bus Clock Buffers and Bus Ratios ........................................................... 1-15
1.4.3 DMA Controller............................................................................................ 1-15
1.4.4 Message Unit (MU) ...................................................................................... 1-15
1.4.4.1 Doorbell Registers .................................................................................... 1-15
1.4.4.2 Inbound and Outbound Message Registers .............................................. 1-16
1.4.4.3 Intelligent Input/Output Controller (I
2
O) ................................................. 1-16
1.4.5 Inter-Integrated Circuit (I
2
C) Controller....................................................... 1-16
1.4.6 Embedded Programmable Interrupt Controller (EPIC)................................ 1-17
1.4.7 Dual Universal Asynchronous Receiver/Transmitter (DUART)................... 1-17
1.4.8 Integrated PCI Bus and SDRAM Clock Generation .................................... 1-18
1.4.9 Performance Monitor.................................................................................... 1-18
1.5 Power Management .......................................................................................... 1-19
1.5.1 Programmable Processor Power Management Modes ................................. 1-19
1.5.2 Programmable Peripheral Logic Power Management Modes ...................... 1-20
1.6 Programmable I/O Signals with Watchpoint..................................................... 1-21
1.7 Debug Features ................................................................................................. 1-21
1.7.1 Memory Attribute and PCI Attribute Signals................................................ 1-21
1.7.2 Memory Debug Address ............................................................................... 1-21
1.7.3 Memory Interface Valid (MIV
)..................................................................... 1-22
1.7.4 Error Injection/Capture on Data Path ........................................................... 1-22
剩余707页未读,继续阅读
zhaoxunfeng
- 粉丝: 0
- 资源: 1
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论1