没有合适的资源?快使用搜索试试~ 我知道了~
TLS810D1EJ V50 英飞凌芯片 INFINEON 中文版规格书手册.pdf
需积分: 5 0 下载量 70 浏览量
2023-07-10
09:18:08
上传
评论
收藏 1.37MB PDF 举报
温馨提示
英飞凌TLS810D1EJ V50是一款专为汽车电子系统设计的超低静态电流线性电压调节器。该芯片以其极低的静态电流(9微安)、宽输入电压范围(2.75伏至42伏)、低 dropout 电压(典型值200毫伏在100毫安负载时)以及高达100毫安的输出电流能力为特点。此外,它还具有在关闭模式下小于1微安的电流,确保了高效的电源管理。 TLS810D1EJ V50提供两种封装选项:PG-DSO-8 EP和PG-TSON-10。PG-DSO-8 EP封装的标记为810D1V50,而PG-TSON-10封装的标记同样为810D1V50。这些封装设计考虑到了紧凑性和可靠性,使其适用于空间有限的汽车应用。 这款芯片内置了输出电流限制保护功能,以防止因输出短路到地、过流等故障导致的即时损坏。同时,它还具备过温关断保护,进一步增强了设备的自我保护机制。启用功能允许用户控制芯片的工作状态,当芯片被关闭时,其电流消耗极低,确保了低功耗运行。 TLS810D1EJ/LDV50是固定5伏输出版本,输出电压精度为2%,这使得它非常适合为需要精确电压的系统供电。由于新的调节概念的实现,TLS810D1可以在2.75伏的输入电压下就开始跟踪调节,这扩展了其工作范围,使其能在汽车启动(cranking condition)期间仍能正常工作。 这款芯片符合绿色产品标准,符合RoHS指令,且通过了AEC-Q100认证,这意味着它满足汽车电子行业的严格质量和可靠性标准。TLS810D1EJ V50是一款高效、可靠的电源管理解决方案,特别适合对电源效率和稳定性有高要求的汽车电子应用。
资源推荐
资源详情
资源评论
Ultra Low Quiescent Current Linear
Voltage Regulator
TLS810D1
TLS810D1EJV50
TLS810D1LDV50
Linear Voltage Regulator
Automotive Power
Data Sheet
Rev. 1.1, 2015-11-02
TLS810D1 TLS810D1EJ/LDV50
Data Sheet 2 Rev. 1.1, 2015-11-02
1 Overview
Features
• Ultra Low Quiescent Current of 9 µA
• Wide Input Voltage Range of 2.75 V to 42 V
• Output Current Capacity up to 100 mA
• Off Mode Current Less than 1 µA
• Low Drop Out Voltage of typ. 200 mV @ 100 mA
• Output Current Limit Protection
• Overtemperature Shutdown
•Enable
• Reset
• Available in PG-DSO-8 EP Package
• Available in PG-TSON-10 Package
• Wide Temperature Range
• Green Product (RoHS Compliant)
• AEC Qualified
Figure 1 PG-DSO-8 EP
Figure 2 PG-TSON-10
Type Package Marking
TLS810D1EJV50 PG-DSO-8 EP 810D1V50
TLS810D1LDV50 PG-TSON-10 810D1V50
Data Sheet 3 Rev. 1.1, 2015-11-02
TLS810D1EJ/LDV50
Overview
Description
The TLS810D1 is a linear voltage regulator featuring wide input voltage range, low drop out voltage and ultra
low quiescent current.
With an input voltage range of 2.75 V to 42 V and ultra low quiescent of only 9 µA, the regulator is perfectly
suitable for automotive or any other supply systems connected permanently to the battery.
The TLS810D1EJ/LDV50 is the fixed 5 V output version with an accuracy of 2 % and output current capability
up to 100 mA.
The new regulation concept implemented in TLS810D1 combines fast regulation and very good stability while
requiring only a small ceramic capacitor of 1 μF at the output.
The tracking region starts already at input voltages of 2.75 V (extended operating range). This makes the
TLS810D1 also suitable to supply automotive systems that need to operate during cranking condition.
Internal protection features like output current limitation and overtemperature shutdown are implemented
to protect the device against immediate damage due to failures like output short circuit to GND, over-current
and over-temperature.
The device can be switched on and off by the Enable feature. When the device is switched off, the current
consumption is typically less than 1 µA.
The output voltage is supervised by the Reset feature, including undervoltage reset and delayed reset release
at power-on.
Choosing External Components
An input capacitor C
I
is recommended to compensate line influences. The output capacitor C
Q
is necessary for
the stability of the regulating circuit. Stability is guaranteed at values C
Q
≥ 1µF and an ESR ≤ 100 Ω within the
whole operating range.
Data Sheet 4 Rev. 1.1 2015-11-02
TLS810D1EJ/LDV50
Block Diagram
2 Block Diagram
Figure 3 Block Diagram TLS810D1
Bandgap
Reference
GND
Q
I
Temperature
Shutdown
EN
Enable
Reset
RO
D
Current
Limitation
Data Sheet 5 Rev. 1.1 2015-11-02
TLS810D1EJ/LDV50
Pin Configuration
3 Pin Configuration
3.1 Pin Assignment in PG-DSO-8 EP Package
Figure 4 Pin Configuration TLS810D1 in PG-DSO-8 EP package
3.2 Pin Definitions and Functions in PG-DSO-8 EP Package
Pin Symbol Function
1I Input
It is recommended to place a small ceramic capacitor (e.g. 100 nF) to GND, close
to the IC terminals, in order to compensate line influences.
2N.C. Not connected
3EN Enable
Integrated pull-down resistor.
Enable the IC with high level input signal.
Disable the IC with low level input signal.
4GND Ground
5D Reset Delay Timing
Connect a ceramic capacitor to GND for adjusting the reset delay time.
Leave open if the reset function is not needed.
6RO Reset Output
Integrated pull-up resistor.
Open collector output.
Leave open if the reset function is not needed.
7N.C. Not connected
Q
N.C.
RO
I
N.C.
EN
GND D
1
3
2
8
7
6
45
剩余30页未读,继续阅读
资源评论
芯脉芯城
- 粉丝: 4
- 资源: 4030
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- (源码)基于SpringBoot和MyBatis的教育管理系统.zip
- audio1244261864.m4a
- yolo-world.zip
- (源码)基于SpringBoot框架的远程控制门禁系统.zip
- 精选微信小程序源码:早教幼儿启蒙小程序(含源码+源码导入视频教程&文档教程,亲测可用)
- (源码)基于SpringBoot和Vue的论坛系统.zip
- 运维系列亲测有效:mobaxterm怎么删除已保存的密码
- (源码)基于Bash的Linux环境管理利器-快速启动系统配置文件管理器.zip
- Kylin操作系统在虚拟环境下的安装与配置指南
- (源码)基于STM32F0系列微控制器的时钟配置系统.zip
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功