********************************************************************************
(C) COPYRIGHT 2013 STMicroelectronics
********************************************************************************
* File log.txt
* Brief This file is generated by the clock configuration tool
* STM32L1xx_Clock_Configuration_V1.2.0.xls
* Author MCD Application Team
* Version V1.2.0
* Date 16-May-2017
* Time 16:15:47
********************************************************************************
================================================================================
Selected System Clock Configuration
================================================================================
System Clock source : PLL(HSE)
SYSCLK : 8000000 Hz
HCLK : 2000000 Hz
AHB Prescaler : 4
APB1 Prescaler : 1
APB2 Prescaler : 1
HSE Frequency : 8000000 Hz
PLL DIV : 3
PLL MUL : 3
VDD : 3.3 V
VCore : 1.8 V (Range 1)
Flash Latency : 0 WS
Require 48MHz for USB Clock : Disabled
================================================================================
********************************************************************************
* 27 System Clock configurations are possible to achieve the selected frequency.
* All those configurations can be obtained with the following common parameters
* (VDD, USB Clock):
================================================================================
* VDD : 3.3 V
* Require 48MHz for USB Clock : Disabled
================================================================================
********************************************************************************
================================================================================
Case 1: System Clock source: MSI
================================================================================
System Clock source : MSI(Range5)
SYSCLK : 2000000 Hz
HCLK : 2000000 Hz
AHB Prescaler : 1
Possible VCore and Flash Latency : Range 1 and 0 Wait State (Vcore = 1.8 V & 0 WS)
Range 1 and 1 Wait State (Vcore = 1.8 V & 1 WS)
================================================================================
================================================================================
Case 2: System Clock source: MSI
================================================================================
System Clock source : MSI(Range6)
SYSCLK : 4000000 Hz
HCLK : 2000000 Hz
AHB Prescaler : 2
Possible VCore and Flash Latency : Range 1 and 0 Wait State (Vcore = 1.8 V & 0 WS)
Range 1 and 1 Wait State (Vcore = 1.8 V & 1 WS)
================================================================================
================================================================================
Case 3: System Clock source: MSI
================================================================================
System Clock source : MSI(Range5)
SYSCLK : 2000000 Hz
HCLK : 2000000 Hz
AHB Prescaler : 1
Possible VCore and Flash Latency : Range 2 and 0 Wait State (Vcore = 1.5 V & 0 WS)
Range 2 and 1 Wait State (Vcore = 1.5 V & 1 WS)
================================================================================
================================================================================
Case 4: System Clock source: MSI
================================================================================
System Clock source : MSI(Range6)
SYSCLK : 4000000 Hz
HCLK : 2000000 Hz
AHB Prescaler : 2
Possible VCore and Flash Latency : Range 2 and 0 Wait State (Vcore = 1.5 V & 0 WS)
Range 2 and 1 Wait State (Vcore = 1.5 V & 1 WS)
================================================================================
================================================================================
Case 5: System Clock source: MSI
================================================================================
System Clock source : MSI(Range5)
SYSCLK : 2000000 Hz
HCLK : 2000000 Hz
AHB Prescaler : 1
Possible VCore and Flash Latency : Range 3 and 0 Wait State (Vcore = 1.2 V & 0 WS)
Range 3 and 1 Wait State (Vcore = 1.2 V & 1 WS)
================================================================================
================================================================================
Case 6: System Clock source: MSI
================================================================================
System Clock source : MSI(Range6)
SYSCLK : 4000000 Hz
HCLK : 2000000 Hz
AHB Prescaler : 2
Possible VCore and Flash Latency : Range 3 and 0 Wait State (Vcore = 1.2 V & 0 WS)
Range 3 and 1 Wait State (Vcore = 1.2 V & 1 WS)
================================================================================
================================================================================
Case 7: System Clock source: HSI
================================================================================
System Clock source : HSI
SYSCLK : 16000000 Hz
HCLK : 2000000 Hz
AHB Prescaler : 8
Possible VCore and Flash Latency : Range 1 and 0 Wait State (Vcore = 1.8 V & 0 WS)
Range 1 and 1 Wait State (Vcore = 1.8 V & 1 WS)
================================================================================
================================================================================
Case 8: System Clock source: HSI
================================================================================
System Clock source : HSI
SYSCLK : 16000000 Hz
HCLK : 2000000 Hz
AHB Prescaler : 8
Possible VCore and Flash Latency : Range 2 and 0 Wait State (Vcore = 1.5 V & 0 WS)
Range 2 and 1 Wait State (Vcore = 1.5 V & 1 WS)
================================================================================
================================================================================
Case 9: System Clock source: HSE
================================================================================
System Clock source : HSE
SYSCLK : 8000000 Hz
HCLK : 2000000 Hz
AHB Prescaler : 4
Possible VCore and Flash Latency : Range 1 and 0 Wait State (Vcore = 1.8 V & 0 WS)
Range 1 and 1 Wait State (Vcore = 1.8 V & 1 WS)
STM32_Clock_Configuration_V1.2.0.zip_Clock_Configuration_STM32F1
版权申诉
190 浏览量
2022-07-14
17:29:58
上传
评论
收藏 3.1MB ZIP 举报
寒泊
- 粉丝: 74
- 资源: 1万+
最新资源
- 基于Matlab实现扩展卡尔曼滤波EKF源码+项目说明+超详细注释.zip
- 学生课程实验的流程.doc
- 微信消息防撤回证据记录软件-大飞哥软件自习室.exe
- 2023-04-06-项目笔记 - 第一百二十阶段 - 4.4.2.118全局变量的作用域-118 -2024.05.01
- 课程设计基于python+mediapipe+opencv手势识别系统源码(含示例图片).zip
- 联想L-IG41M v1.0 BIOS
- 学生课程实验的流程.doc
- 基于MATLAB和Simulink通过正运动学和逆运动学设计了PID控制器.zip
- 文档内置图片提取工具 2.0能够将WORD PDF PPT等文档里面的图片解析并提取出来.exe
- 2023-04-06-项目笔记 - 第一百二十阶段 - 4.4.2.118全局变量的作用域-118 -2024.05.01
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈