spi_test.zip_Ethernet_ethernetxilinx_fpgaethernet_fpgaspi

共21个文件

xmsgs：6个

v：4个

html：1个

版权申诉

ethernet

implementation

128 浏览量 2022-09-14 18:19:08 上传评论收藏 273KB ZIP 举报

资源推荐

资源详情

资源评论

收起资源包目录

spi_test.zip （21个子文件）

spi_test

spi_test_vhdl.prj 0B

counter.v 454B

spi_test.ipf 3KB

spi_test.ut 491B

_xmsgs

bitgen.xmsgs 2KB

xst.xmsgs 3KB

trce.xmsgs 607B

ngdbuild.xmsgs 367B

map.xmsgs 3KB

par.xmsgs 2KB

spi_test.ucf 3KB

spi_test.bit 277KB

spi_test_summary.html 6KB

spi_test_last_par.ncd 34KB

spi_test.ise_ISE_Backup 452KB

tb_spi_dac_out.v 689B

spi_test.v 2KB

spi_test.ipf_ISE_Backup 3KB

spi_dac_out.v 2KB

spi_test.cel 0B

spi_test.ise 452KB

<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD> <BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'> <TABLE BORDER CELLSPACING=0 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD COLSPAN='4'>SPI_TEST Project Status</TD></TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Project File:</TD> <TD>spi_test.ise</TD> <TD BGCOLOR='#FFFF99'>Current State:</TD> <TD>Programming File Generated</TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Module Name:</TD> <TD>spi_test</TD> <TD BGCOLOR='#FFFF99'><UL><LI>Errors:</LI></UL></TD> <TD ALIGN=LEFT>No Errors</TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Target Device:</TD> <TD>xc3s500e-5fg320</TD> <TD BGCOLOR='#FFFF99'><UL><LI>Warnings:</LI></UL></TD> <TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/*.xmsgs'>42 Warnings</A></TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Product Version:</TD> <TD>ISE, 8.1i</TD> <TD BGCOLOR='#FFFF99'><UL><LI>Updated:</LI></UL></TD> <TD>Wed 28. Jun 20:06:45 2006</TD> </TR> </TABLE>   <TABLE BORDER CELLSPACING=0 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='5'>Device Utilization Summary</TD></TR> <TR ALIGN=CENTER BGCOLOR='#FFFF99'> <TD ALIGN=LEFT>Logic Utilization</TD><TD>Used</TD><TD>Available</TD><TD>Utilization</TD><TD>Note(s)</TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD> <TD ALIGN=RIGHT>72</TD> <TD ALIGN=RIGHT>9,312</TD> <TD ALIGN=RIGHT>1%</TD> <TD> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD> <TD ALIGN=RIGHT>37</TD> <TD ALIGN=RIGHT>9,312</TD> <TD ALIGN=RIGHT>1%</TD> <TD> </TD> </TR> <TR ALIGN=CENTER BGCOLOR='#FFFF99'> <TD ALIGN=LEFT>Logic Distribution</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD> <TD ALIGN=RIGHT>41</TD> <TD ALIGN=RIGHT>4,656</TD> <TD ALIGN=RIGHT>1%</TD> <TD> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slices containing only related logic</TD> <TD ALIGN=RIGHT>41</TD> <TD ALIGN=RIGHT>41</TD> <TD ALIGN=RIGHT>100%</TD> <TD> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slices containing unrelated logic</TD> <TD ALIGN=RIGHT>0</TD> <TD ALIGN=RIGHT>41</TD> <TD ALIGN=RIGHT>0%</TD> <TD> </TD> </TR> <TR ALIGN=RIGHT BGCOLOR='#FFFF99'><TD ALIGN=LEFT>Total Number 4 input LUTs</TD> <TD ALIGN=RIGHT>75</TD> <TD ALIGN=RIGHT>9,312</TD> <TD ALIGN=RIGHT>1%</TD> <TD> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number used as logic</TD> <TD ALIGN=RIGHT>37</TD> <TD> </TD> <TD> </TD> <TD> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number used as a route-thru</TD> <TD ALIGN=RIGHT>38</TD> <TD> </TD> <TD> </TD> <TD> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='spi_test_map.mrp?&DataKey=IOBProperties'>IOBs</A></TD> <TD ALIGN=RIGHT>30</TD> <TD ALIGN=RIGHT>232</TD> <TD ALIGN=RIGHT>12%</TD> <TD> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>IOB Flip Flops</TD> <TD ALIGN=RIGHT>3</TD> <TD> </TD> <TD> </TD> <TD> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of GCLKs</TD> <TD ALIGN=RIGHT>1</TD> <TD ALIGN=RIGHT>24</TD> <TD ALIGN=RIGHT>4%</TD> <TD> </TD> </TR> <TR ALIGN=RIGHT BGCOLOR='#FFFF99'><TD ALIGN=LEFT>Total equivalent gate count for design</TD> <TD ALIGN=RIGHT>1,053</TD> <TD> </TD> <TD> </TD> <TD> </TD> </TR> <TR ALIGN=RIGHT><TD ALIGN=LEFT>Additional JTAG gate count for IOBs</TD> <TD ALIGN=RIGHT>1,440</TD> <TD> </TD> <TD> </TD> <TD> </TD> </TR> </TABLE>   <TABLE BORDER CELLSPACING=0 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='4'>Performance Summary</TD></TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Final Timing Score:</TD> <TD>0</TD> <TD BGCOLOR='#FFFF99'>Pinout Data:</TD> <TD><A HREF_DISABLED='spi_test.pad?&DataKey=PinoutData'>Pinout Report</A></TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Routing Results:</TD> <TD><A HREF_DISABLED='spi_test.unroutes'>All Signals Completely Routed</A></TD> <TD BGCOLOR='#FFFF99'>Clock Data:</TD> <TD><A HREF_DISABLED='spi_test.par?&DataKey=ClocksData'>Clock Report</A></TD> </TR> <TR ALIGN=LEFT> <TD BGCOLOR='#FFFF99'>Timing Constraints:</TD> <TD><A HREF_DISABLED='spi_test.par?&DataKey=ConstraintsData'>All Constraints Met</A></TD> <TD BGCOLOR='#FFFF99'> </TD> <TD> </TD> </TR> </TABLE>   <TABLE BORDER CELLSPACING=0 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD COLSPAN='6'>Detailed Reports</TD></TR> <TR BGCOLOR='#FFFF99'><TD>Report Name</TD><TD>Status</TD><TD>Generated</TD> <TD ALIGN=LEFT>Errors</TD><TD ALIGN=LEFT>Warnings</TD><TD ALIGN=LEFT>Infos</TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='spi_test.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Thu 22. Jun 21:08:53 2006</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/xst.xmsgs'>12 Warnings</A></TD><TD ALIGN=LEFT>0</TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='spi_test.bld'>Translation Report</A></TD><TD>Current</TD><TD>Thu 22. Jun 21:09:01 2006</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='spi_test_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Thu 22. Jun 21:09:10 2006</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/map.xmsgs'>11 Warnings</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/map.xmsgs'>3 Infos</A></TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='spi_test.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Thu 22. Jun 21:09:33 2006</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/par.xmsgs'>10 Warnings</A></TD><TD ALIGN=LEFT>0</TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='spi_test.twr'>Static Timing Report</A></TD><TD>Current</TD><TD>Thu 22. Jun 21:09:40 2006</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/trce.xmsgs'>1 Info</A></TD></TR> <TR ALIGN=LEFT><TD><A HREF_DISABLED='spi_test.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Thu 22. Jun 21:09:56 2006</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='_xmsgs/bitgen.xmsgs'>9 Warnings</A></TD><TD ALIGN=LEFT>0</TD></TR> </TABLE> </BODY></HTML>

评论收藏

内容反馈

版权申诉