+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates ;
+-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
shuzixinhao.zip_m序列_曼彻斯特编码
版权申诉
72 浏览量
2022-09-21
18:15:25
上传
评论
收藏 2.36MB ZIP 举报
shuzixinhao.zip_m序列_曼彻斯特编码 （127个子文件） 
_info 1KB _vmake 26B shuzixinhao_global_asgn_op.abo 419KB shuzixinhao.root_partition.cmp.atm 67KB shuzixinhao.root_partition.map.atm 55KB shuzixinhao.vt.bak 3KB shuzixinhao.v.bak 2KB shuzixinhao_run_msim_rtl_verilog.do.bak 619B shuzixinhao_run_msim_rtl_verilog.do.bak1 619B shuzixinhao_run_msim_rtl_verilog.do.bak10 619B shuzixinhao_run_msim_rtl_verilog.do.bak11 619B shuzixinhao_run_msim_rtl_verilog.do.bak2 619B shuzixinhao_run_msim_rtl_verilog.do.bak3 619B shuzixinhao_run_msim_rtl_verilog.do.bak4 619B shuzixinhao_run_msim_rtl_verilog.do.bak5 619B shuzixinhao_run_msim_rtl_verilog.do.bak6 619B shuzixinhao_run_msim_rtl_verilog.do.bak7 619B shuzixinhao_run_msim_rtl_verilog.do.bak8 619B shuzixinhao_run_msim_rtl_verilog.do.bak9 619B shuzixinhao.sgdiff.cdb 28KB shuzixinhao.pre_map.cdb 17KB shuzixinhao.rtlv_sg.cdb 17KB shuzixinhao.rtlv_sg_swap.cdb 178B shuzixinhao.eco.cdb 161B shuzixinhao.cdf 335B _primary.dat 2KB _primary.dat 591B shuzixinhao.db_info 137B _primary.dbs 2KB _primary.dbs 856B shuzixinhao.tiscmp.slow_1200mv_85c.ddb 320KB shuzixinhao.tiscmp.slow_1200mv_0c.ddb 320KB shuzixinhao.tiscmp.fast_1200mv_0c.ddb 319KB shuzixinhao.tis_db_list.ddb 191B shuzixinhao.root_partition.cmp.dfp 33B shuzixinhao_run_msim_rtl_verilog.do 619B shuzixinhao.done 26B shuzixinhao.dpf 239B shuzixinhao.root_partition.map.dpi 670B shuzixinhao.map.ecobp 28B shuzixinhao.cmp.ecobp 28B shuzixinhao.sgdiff.hdb 15KB shuzixinhao.pre_map.hdb 14KB shuzixinhao.rtlv.hdb 14KB shuzixinhao.map_bb.hdb 6KB shuzixinhao.root_partition.cmp.hdbx 10KB shuzixinhao.root_partition.map.hdbx 9KB shuzixinhao.hier_info 9KB shuzixinhao.hif 248B shuzixinhao.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd 378KB shuzixinhao.cuda_io_sim_cache.31um_tt_1200mv_85c_slow.hsd 371KB
shuzixinhao.lpc.html 430B modelsim.ini 11KB shuzixinhao.root_partition.map.kpt 121KB shuzixinhao.map.kpt 121KB shuzixinhao.cmp_merge.kpt 348B shuzixinhao.cmp.kpt 342B shuzixinhao.root_partition.cmp.kpt 341B shuzixinhao.root_partition.cmp.logdb 4B msim_transcript 2KB shuzixinhao.pin 58KB shuzixinhao.pof 512KB verilog.prw 771B verilog.prw 420B verilog.psm 23KB verilog.psm 6KB prev_cmp_shuzixinhao.qmsg 189KB prev_cmp_shuzixinhao.tan.qmsg 116KB shuzixinhao.tan.qmsg 116KB shuzixinhao.fit.qmsg 51KB prev_cmp_shuzixinhao.fit.qmsg 51KB prev_cmp_shuzixinhao.sta.qmsg 24KB shuzixinhao.sta.qmsg 24KB shuzixinhao.map.qmsg 10KB shuzixinhao.eda.qmsg 7KB prev_cmp_shuzixinhao.eda.qmsg 7KB prev_cmp_shuzixinhao.map.qmsg 6KB shuzixinhao.asm.qmsg 2KB prev_cmp_shuzixinhao.asm.qmsg 2KB shuzixinhao.rpp.qmsg 2KB shuzixinhao.qpf 1KB shuzixinhao.qsf 4KB shuzixinhao.qws 535B shuzixinhao.root_partition.cmp.rcf 18KB shuzixinhao.sta.rdb 9KB shuzixinhao.cmp.rdb 4KB shuzixinhao.lpc.rdb 385B README 653B shuzixinhao.fit.rpt 188KB shuzixinhao.tan.rpt 150KB shuzixinhao.sta.rpt 94KB shuzixinhao.map.rpt 15KB shuzixinhao.flow.rpt 8KB shuzixinhao.eda.rpt 8KB shuzixinhao.asm.rpt 8KB shuzixinhao_nativelink_simulation.rpt 1015B shuzixinhao.sgate.rvd 23KB shuzixinhao.sgate_sm.rvd 220B shuzixinhao.sld_design_entry_dsc.sci 154B shuzixinhao.sld_design_entry.sci 154B共 127 条
- 1
- 2
资源评论
