UART.rar_uart verilog code_uart接收 verilog_verilog串口接收_verilog串口模

XAPP341 (v1.3) October 1, 2002 www.xilinx.com 1

1-800-255-7778

© 2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at http://www.xilinx.com/legal.htm. All other

trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this fea-

UARTs are available as inexpensive standard products from many semiconductor suppliers,

making it unlikely that this specific design is useful by itself.

receiver data, parity checking, serial to parallel conversion. The frame format of used by

include modem interface signals. These are pass-through signals which are not done in this

2 www.xilinx.com XAPP341 (v1.3) October 1, 2002

1-800-255-7778

UARTs in Xilinx CPLDs

The signals used by the receiver are given in Table 1. The receiver interfaces to the data bus

dout[7:0] with the rdn signal. The controller can generate a rdn strobe if data_ready is true.

data cells. To do this, the start bit initializes a count operation using clkdiv[3:0]. After detecting

counts the 16x clock to 16. This provides center sampling for the data and stop bits.

Three error detection signals are commonly used in UARTs. Parity Error indicates whether an

receive buffer register is overwritten by the receive shift register prior to the controller reading

the receiver buffer register. Overrun Error is not implemented in the VHDL/Verilog source.

parity_error Output Parity error status signal.

no_bits_rcvd Internal Tracks character size and sequences receiver operation.

clk1x Internal 1x clock used for internal operations.