没有合适的资源?快使用搜索试试~ 我知道了~
i.MX 8M Quad Power Consumption Measurement
1.该资源内容由用户上传,如若侵权请联系客服进行举报
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
2.虚拟产品一经售出概不退款(资源遇到问题,请及时私信上传者)
版权申诉
0 下载量 48 浏览量
2022-04-30
00:22:24
上传
评论
收藏 723KB PDF 举报
温馨提示
试读
52页
i.MX 8M Quad Power Consumption Measurement
资源推荐
资源详情
资源评论
© 2018 NXP B.V.
i.MX 8M Quad Power Consumption
Measurement
1. Introduction
This application note helps you to design power
management systems. It illustrates the current drain
measurements of the i.MX 8M application processors
taken on the NXP EVK platform through several use
cases. You may choose the appropriate power supply
domains for the i.MX 8M Quad chips and become
familiar with the expected chip power in various
scenarios.
Because the data presented in this application note is
based on empirical measurements taken on a small
sample size, the presented results are not guaranteed.
NXP Semiconductors
Document Number: AN12118
Application Note
Rev. 2
,
08/2018
Contents
1. Introduction......................................................................... 1
2. Overview of i.MX 8M Quad voltage supplies.................... 2
3. Internal power measurement of the i.MX 8M Quad
processor ............................................................................. 5
4. Use cases and measurement results .................................... 8
5. Reducing Power Consumption ......................................... 29
6. Use Case Configuration and Usage Guidelines ................ 30
7. Revision history ................................................................ 51
Overview of i.MX 8M Quad voltage supplies
i.MX 8M Quad Power Consumption Measurement, Application Note, Rev. 2, 08/2018
2 NXP Semiconductors
2. Overview of i.MX 8M Quad voltage supplies
The i.MX 8M Quad processors have several power supply domains (voltage supply rails) and several
internal power domains. Figure 1 shows the connectivity of these supply rails and the distribution of the
internal power domains.
Figure 1. i.MX8M Quad power rails
Overview of i.MX 8M Quad voltage supplies
i.MX 8M Quad Power Consumption Measurement, Application Note, Rev. 2, 08/2018
NXP Semiconductors 3
NOTE
See the i.MX 8M Quad datasheet for consumer products (document
IMX8MDQLQCEC) for the recommended operating conditions of each
supply rail and for a detailed description of the groups of pins that are
powered by each I/O voltage supply. For more information about the i.MX
8M Quad power rails, see the “Power Management Unit (PMU)” chapter
in the i.MX 8M Quad Applications Processor Reference Manual
(document IMX8MDQLQRM).
Figure 2 is a snippet from the IMX8M Quad EVK Board schematic showing the power distribution.
Overview of i.MX 8M Quad voltage supplies
i.MX 8M Quad Power Consumption Measurement, Application Note, Rev. 2, 08/2018
4 NXP Semiconductors
Figure 2. IMX 8M Quad power schematic
Internal power measurement of the i.MX 8M Quad processor
i.MX 8M Quad Power Consumption Measurement, Application Note, Rev. 2, 08/2018
NXP Semiconductors 5
3. Internal power measurement of the i.MX 8M Quad
processor
Several use cases (described in Section 6, “Use Case Configuration and Usage Guidelines”) are run on
the EVK platform (Revision D). The measurements are taken mainly for these power supply domains:
• VDD_ARM: ARM
®
Cortex
®
-A53 Quad cores supply.
• VDD_SOC: SoC logic supply.
• VDD_GPU: GPU power supply.
• VDD_DRAM: DRAM controller, PHY, and PLL power supply.
• VDD_VPU: VPU power supply.
• NVCC_DRAM: DRAM IO power supply (including an external DDR device).
These supply domains consume the majority of the processor’s internal power. For relevant use cases,
the power of additional supply domains is added. However, the power of these supply domains does not
depend on specific use cases, but on whether these modules are used or not. The power consumption of
the SNVS is comparatively negligible (except for the Deep-Sleep Mode).
The NVCC_* power consumption depends primarily on the board-level configuration and the
components. Therefore, it is not included in the i.MX 8M Quad internal power analysis.
The power consumption of these supplies (in different use cases) is provided in Table 2 through to Table
33.
NOTE
Unless stated otherwise, all measurements were taken on a typical process
silicon, at a room temperature (approximately 25 °C).
3.1. VDDA_1P8 power
The VDDA_1P8 voltage domain is generated from the PMIC. This domain powers these circuits:
• On-chip oscillators (OSC25M, OSC27M).
• eFuse power supplies.
• Analog part of the PLLs.
• Temperature sensor.
3.2. DDR I/O power
The DDR I/O is supplied from the NVCC_DRAM which provides the power for the DDR I/O pads. The
target voltage for this supply depends on the DDR interface used. The target voltages for the different
DDR interfaces are:
• 1.35 V for DDR3L.
• 1.2 V for DDR4/LPDDR3.
• 1.1 V for LPDDR4.
剩余51页未读,继续阅读
资源评论
weixin_40723768
- 粉丝: 56
- 资源: 12
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功