MT6737
LTE Smartphone Application Processor
Technical Brief
Confidential A
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
Table 2-22. Clock squarer specifications .................................................................................................... 75
Table 2-23. ARMPLL specifications .......................................................................................................... 78
Table 2-24. MAINPLL specifications ........................................................................................................ 78
Table 2-25. MMPLL specifications ............................................................................................................ 78
Table 2-26. UNIVPLL specifications ..........................................................................................................79
Table 2-27. MSDCPLL specifications .........................................................................................................79
Table 2-28. WPLL specifications ................................................................................................................79
Table 2-29. WHPLL specifications ............................................................................................................ 80
Table 2-30. C2KCPPLL specifications ....................................................................................................... 80
Table 2-31. C2KDSPPLL specifications ..................................................................................................... 80
Table 2-32. CR4PLL specifications ............................................................................................................. 81
Table 2-33. VENCPLL specifications ......................................................................................................... 81
Table 2-34. TVDPLL specifications ............................................................................................................ 81
Table 2-35. LTEDSPPLL specifications ..................................................................................................... 82
Table 2-36. APLL1 specifications ............................................................................................................... 82
Table 2-37. Temperature sensor specifications ........................................................................................ 83
Table 2-38. Thermal operating specifications .......................................................................................... 84
Figure 1-1. High-level MT6737 functional block diagram ........................................................................... 7
Figure 1-2. Block diagram of MT6737 ........................................................................................................ 17
Figure 2-1. Ball map view for LPDDR3 ...................................................................................................... 18
Figure 2-2. Ball map view for LPDDR2 ...................................................................................................... 19
Figure 2-3. IO types in state of pins .......................................................................................................... 38
Figure 2-4. Basic timing parameter for LPDDR3 commands .................................................................. 56
Figure 2-5. Basic timing parameter for LPDDR3 write ............................................................................ 56
Figure 2-6. Basic LPDDR3 read timing parameter ................................................................................... 57
Figure 2-7. Basic timing parameter for LPDDR2 commands .................................................................. 59
Figure 2-8. Basic timing parameter for LPDDR2 write ........................................................................... 59
Figure 2-9. Basic timing parameter for LPDDR2 read ............................................................................. 60
Figure 2-10 Power on/off Sequence by pressing PWRKEY ..................................................................... 63
Figure 2-11. Block diagram of LTE_BBRX-ADC ...................................................................................... 65
Figure 2-12. Block diagram of C2K_BBRX-ADC .......................................................................................67
Figure 2-13. Block diagram of LTE_BBTX ............................................................................................... 68
Figure 2-14. Block diagram of C2K_BBTX ............................................................................................... 70
Figure 2-15. Block diagram of ETDAC ....................................................................................................... 71
Figure 2-16. Block diagram of APC-DAC (same architecture for two APC-DACs) .................................. 72
Figure 2-17. Block diagram of AUXADC .................................................................................................... 73
Figure 2-18. Block diagram of ARMPLL ....................................................................................................76
Figure 2-19. Block diagram of PLLGP ........................................................................................................ 77
Figure 2-20. Outlines and dimensions of VFBGA 12.6mm*12.6mm, 641 balls, 0.4mm pitch package 84
Figure 2-21. Top marking of MT6737 ........................................................................................................ 85
MEDIATEK CONFIDENTIAL
FOR wu.zhu@ joyatel.com USE ONLY
