STM8S参考手册
7.1 复位电路 ........................................................................... 40
7.2 内部复位源 ......................................................................... 40
7.2.1
上电复位(POR)和掉电复位(BOR)..................................................... 40
7.2.2
看门狗复位 ...................................................................... 41
7.2.3
软件复位 ........................................................................ 41
7.2.4
SWIM复位 ........................................................................ 41
7.2.5
非法操作码复位 .................................................................. 41
7.2.6
EMS复位 ......................................................................... 41
7.3 复位(RST)寄存器 .................................................................... 42
7.3.1
复位状态寄存器(RST_SR)........................................................... 42
7.4 复位寄存器地址映射 ................................................................. 42
8 时钟控制 ............................................................................... 43
8.1 主时钟源 ........................................................................... 44
8.1.1
HSE ............................................................................. 45
8.1.2
HSI ............................................................................. 46
8.1.3
LSI ............................................................................. 46
8.2 主时钟切换 ......................................................................... 46
8.2.1
系统启动 ........................................................................ 46
8.2.2
主时钟切换的过程 ................................................................46
8.3 低速时钟源的选择 ................................................................... 49
8.4 CPU时钟分频器 ...................................................................... 49
8.5 外设时钟门控 ....................................................................... 49
8.6 时钟安全系统(CSS) .................................................................. 50
8.7 时钟输出功能(CCO) .................................................................. 50
8.8 时钟中断 ........................................................................... 51
8.9 时钟寄存器 ......................................................................... 52
8.9.1
内部时钟寄存器(CLK_ICKR)......................................................... 52
8.9.2
外部时钟寄存器(CLK_ECKR)......................................................... 53
8.9.3
主时钟状态寄存器(CLK_CMSR)....................................................... 54
8.9.4
主时钟切换寄存器(CLK_SWR)........................................................ 55
8.9.5
切换控制寄存器(CLK_SWCR)......................................................... 56
8.9.6
时钟分频寄存器(CLK_CKDIVR)....................................................... 57
8.9.7
外设时钟门控寄存器(CLK_PCKENR1).................................................. 58
8.9.8
外设时钟门控寄存器 2(CLK_PCKENR2) ................................................ 59
8.9.9
时钟安全系统寄存器(CLK_CSSR)..................................................... 60
8.9.10
可配置时钟输出寄存器 ............................................................ 61
8.9.11
CAN外部时钟控制寄存器(CLK_CANCCR)................................................ 62
8.9.12
HSI时钟修正寄存器(CLK_HSITRIMR).................................................. 63
8.9.13
SWIM时钟控制寄存器(CLK_SWIMCCR).................................................. 64
8.10 时钟寄存器地址映射 ................................................................. 65
9 电源管理 ............................................................................... 66
9.1 常规考虑 ........................................................................... 66
9.2 低功耗的时钟管理 ................................................................... 66
9.2.1
降低系统时钟 .................................................................... 66
9.2.2
外设时钟门控 .................................................................... 66
9.3 低功耗模式 ......................................................................... 67
9.3.1
等待(Wait)模式 .................................................................. 67
9.3.2
停机(Halt)模式 .................................................................. 67
9.3.3
活跃停机(Active Halt)模式........................................................ 68
9.4 附加的模拟功耗控制 ................................................................. 68
9.4.1
停机模式下的快速内存唤醒......................................................... 68
9.4.2
活跃停机模式下的超低内存功耗..................................................... 68
10 中断控制器(ITC) ........................................................................ 69
参照2009年1月 RM0016 Reference Manual STM8S microcontroller family 英文第4版
本译文仅供参考,如有翻译错误,请以英文原稿为准。请读者随时注意在ST网站下载更新版本