DS28E01中文资料_ds28e01完全数据手册资源-CSDN文库

4星 · 超过85%的资源需积分: 42 188 浏览量 2019-01-19 14:46:53 上传评论收藏 1.34MB PDF 举报

资源推荐

资源详情

资源评论

本文是英文数据资料的译文，文中可能存在翻译上的不准确或错误。如需进一步确认，请在您的设计中参考英文资料。

有关价格、供货及订购信息，请联络Maxim亚洲销售中心：10800 852 1249 (北中国区)，10800 152 1249 (南中国区)，

或访问Maxim的中文网站：china.maximintegrated.com。

AVAILABLE

``````````````````````````````````` গၤ

ET39F12.211୓2135ᆡFFQSPNᎧJTP0JFD!21229.4

ڔཝྲ೰Ⴏ)TIB.2*ࡼᒠኯሰ።ڔཝཱྀᑺஉᏴጙ໦ă

2135ᆡFFQSPNᑫ೰ᆐ႐጑ǈඛ጑367ᆡǈᄋ৙75ᆡ᏷

ࡀ໭፿᎖ᒊቲቖݷᔫăჅᎌࡀ߼໭጑࣒ถ࿸ᒙᆐቖۣઐ

ෝါǈ݀భ୓໚ᒦጙ጑ᒙ᎖FQSPNᑞෝါǈ૾ၫ௣ᆡ

ᒑถ࠭2ܤᆐ1ăඛຢET39F12.211௥ᎌᆎጙࡼ75ᆡSPN

ᓖݿ൩ǈᎅ৔ޣ૮రྜྷበຢăET39F12.211ᄰ࡝߿࢛

2.Xjsf

ᔐሣᄰቧăᄰቧᔥክܪᓰࡼ2.Xjsf቏ፇǈᏴࣶৈ

໭ୈࡼ2.Xjsfᆀ൥ᒦǈ໭ୈࡼᓖݿ൩భጲߠࡩஂ࢛࢐ᒍă

``````````````````````````````````` ።፿

ࡌ፝૦෥๼ᒙᎧପހ

ጛ፿ࠅঢ໭ୂࢾᎧቅᓰ

ᇹᄻᒀဤޘཚۣઐ

``````````````````````````````````` ᄂቶ

♦ 2135ᆡFFQSPNࡀ߼໭ǈᆐ5጑ǈඛ጑367ᆡ

♦ ดᒙ623ᆡTIB.2፛༺ǈ፿᎖ଐႯ271ᆡቧᇦཱྀᑺ൩

)NBD*݀ည߅මᏙ

♦ ቖᆰኊገᒀࡸමᏙ݀༦ถ৫ଐႯĂࠅ႙271ᆡNBDǈ

ጲୂܰᑞᆗ

♦ ࡀ߼໭጑ᒦࡼ࢒1጑Ă࢒4጑૞ཝݝ႐጑భᎅ፿ઓ࿸ᒙ

ᆐቖۣઐ

♦ ࢒2጑భᎅ፿ઓܠ߈࿸ᒙᆐPUQ!FQSPNᑞෝါ

)Đቖ1đ*ă

♦ Ꭷᓍ૦ମࡼᄰቧᄰ࡝വၫᔊቧږᑍ2.Xjsf቏ፇ

஠ቲǈᄰቧႥൈᆐ26/4lcqt૞236lcqt

♦ ൝૷࢟ຳ༤ધ࢛ᒣૄ൉݆ᄋ঱೫ఝᐅဉถೆ

♦ ถ৫Ᏼ3/9Wᒗ6/36W౑ኹᆍด஠ቲࣗĂቖݷᔫǈ

৔ᔫᏴ.51°Dᒗ,96°Dᆨࣞᆍ

♦ 7፛୭UTPDUEGOᓤ૞3፛୭TGOᓤ

ࡒTIB.2፛༺ۣઐࡼ

2Lᆡ2.Xjsf!FFQSPN

``````````````````````````````` ࢾ৪ቧᇦ

Rev 5; 7/10

ၫ௣ᓾ೯Ⴡቖ۾

ܭာᇄ໺)Qc*0SpITܪᓰࡼᓤă

UU'S!>!௳ࡒ۞ᓤă

FQ!>! ൡ๤ă

``````````````````````````` ࢜ቯ৔ᔫ࢟വ

2.XjsfဵNbyjn!Joufhsbufe!Qspevdut-!Jod/ࡼᓖݿ࿜ܪă

፛୭๼ᒙᏴၫ௣ᓾ೯ࡼᔢઁ৊߲ă

༿ࣗᑗᓖፀǖ۾ᆪ࡭ဵᅲᑳၫ௣ᓾ೯ࡼჁቖ۾ǈྙኊ࿺༿ၫ௣ᓾ೯ཝᆪǈ༿ᆰdijob/nbyjn.jd/dpn0ET39F12ǈ࢛ૣ࿺

༿ၫ௣ᓾ೯ཝᆪă

PART TEMP RANGE PIN-PACKAGE

DS28E01P-100+ -40°C to +85°C 6 TSOC

DS28E01P-100+T -40°C to +85°C 6 TSOC

DS28E01G-100+T&R -40°C to +85°C 2 SFN

DS28E01Q-100+T&R -40°C to +85°C

6 TDFN-EP*

(2.5k pcs)

PUP

μC

GND

DS28E01-100

ࡒTIB.2፛༺ۣઐࡼ

2Lᆡ2.Xjsf!FFQSPN

ၫ௣ᓾ೯Ⴡቖ۾

ABSOLUTE MAXIMUM RATINGS

ELECTRICAL CHARACTERISTICS

= -40°C to +85°C.) (Note 1)

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional

operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to

absolute maximum rating conditions for extended periods may affect device reliability.

IO Voltage Range to GND .......................................-0.5V to +6V

IO Sink Current ...................................................................20mA

Operating Temperature Range ...........................-40°C to +85°C

Junction Temperature......................................................+150°C

Storage Temperature Range .............................-55°C to +125°C

Lead Temperature (TSOC, TDFN only; soldering, 10s)...+300°C

Soldering Temperature (reflow)

TSOC, TDFN .................................................................+260°C

SFN .......Refer to Application Note 4132: Attachment Methods

for the Electro-Mechanical SFN Package.

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

IO PIN: GENERAL DATA

1-Wire Pullup Voltage V

PUP

(Note 2) 2.8 5.25 V

1-Wire Pullup Resistance R

PUP

(Notes 2, 3) 0.3 2.2 k

Input Capacitance C

(Notes 4, 5) 1000 pF

Input Load Current I

IO pin at V

PUP

0.05 6.7 μA

High-to-Low Switching Threshold V

(Notes 5, 6, 7) 0.46

PUP

1.8

Input Low Voltage V

(Notes 2, 8) 0.5 V

Low-to-High Switching Threshold V

(Notes 5, 6, 9) 1.0

PUP

1.1

Switching Hysteresis V

(Notes 5, 6, 10) 0.21 1.70 V

Output Low Voltage V

At 4mA current load (Note 11) 0.4 V

Standard speed, R

PUP

= 2.2k 5

Overdrive speed, R

PUP

= 2.2k 2

Recovery Time

(Notes 2,12)

REC

Overdrive speed, directly prior to reset

pulse; R

PUP

= 2.2k

μs

Standard speed 0.5 5.0

Rising-Edge Hold-Off Time

(Notes 5, 13)

REH

Overdrive speed Not applicable (0)

μs

Standard speed 65

Time Slot Duration

(Notes 2, 14)

SLOT

Overdrive speed 8

μs

IO PIN: 1-Wire RESET, PRESENCE-DETECT CYCLE

Standard speed 480 640

Reset Low Time (Note 2) t

RSTL

Overdrive speed 48 80

μs

Standard speed 15 60

Presence-Detect High Time t

PDH

Overdrive speed 2 6

μs

Standard speed 60 240

Presence-Detect Low Time t

PDL

Overdrive speed 8 24

μs

Standard speed 60 75

Presence-Detect Sample Time

(Notes 2, 15)

MSP

Overdrive speed 6 10

μs

DS28E01-100

Maxim Integrated

ELECTRICAL CHARACTERISTICS (continued)

= -40°C to +85°C.) (Note 1)

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

IO PIN: 1-Wire WRITE

Standard speed 60 120

Overdrive speed, V

PUP

> 4.5V 5 15.5

Write-Zero Low Time

(Notes 2, 16, 17)

W0L

Overdrive speed 6 15.5

μs

Standard speed 1 15

Write-One Low Time

(Notes 2, 17)

W1L

Overdrive speed 1 2

μs

IO PIN: 1-Wire READ

Standard speed 5 15 - 

Read Low Time

(Notes 2, 18)

Overdrive speed 1 2 - 

μs

Standard speed t

+  15

Read Sample Time

(Notes 2, 18)

MSR

Overdrive speed t

+  2

μs

EEPROM

Programming Current I

PROG

(Notes 5, 19) 0.8 mA

Programming Time t

PROG

(Note 20) 10 ms

At +25°C 200k

Write/Erase Cycles (Endurance)

(Notes 21, 22)

At +85°C (worst case) 50k



Data Retention

(Notes 23, 24, 25)

At +85°C (worst case) 40 Years

SHA-1 ENGINE

Computation Current I

LCSHA

Computation Time

(Notes 5, 26)

CSHA

Note 1: Specifications at T

= -40°C are guaranteed by design only and not production tested.

Note 2: System requirement.

Note 3: Maximum allowable pullup resistance is a function of the number of 1-Wire devices in the system and 1-Wire recovery times.

The specified value here applies to systems with only one device and with the minimum 1-Wire recovery times. For more

heavily loaded systems, an active pullup such as that found in the DS2482-x00, DS2480B, or DS2490 may be required.

Note 4: Maximum value represents the internal parasite capacitance when V

PUP

is first applied. If a 2.2kΩ pullup resistor is used,

the parasite capacitance does not affect normal communications 2.5μs after V

PUP

has been applied.

Note 5: Guaranteed by design, characterization, and/or simulation only. Not production tested.

Note 6: V

, V

, and V

are a function of the internal supply voltage, which is a function of V

PUP

, R

PUP

, 1-Wire timing, and

capacitive loading on IO. Lower V

PUP

, higher R

PUP

, shorter t

REC

, and heavier capacitive loading all lead to lower values of

, V

, and V

Note 7: Voltage below which, during a falling edge on IO, a logic 0 is detected.

Note 8: The voltage on IO must be less than or equal to V

ILMAX

at all times the master is driving IO to a logic 0 level.

Note 9: Voltage above which, during a rising edge on IO, a logic 1 is detected.

Note 10: After V

is crossed during a rising edge on IO, the voltage on IO must drop by at least V

to be detected as logic 0.

Note 11: The I-V characteristic is linear for voltages less than 1V.

Note 12: Applies to a single device attached to a 1-Wire line.

Note 13: The earliest recognition of a negative edge is possible at t

REH

after V

has been reached on the preceding rising edge.

Note 14: Defines maximum possible bit rate. Equal to t

W0LMIN

+ t

RECMIN

Note 15: Interval after t

RSTL

during which a bus master is guaranteed to sample a logic 0 on IO if there is a DS28E01-100 present.

Minimum limit is t

PDHMAX

; maximum limit is t

PDHMIN

+ t

PDLMIN

Note 16: Numbers in bold are not in compliance with legacy 1-Wire product standards. See the Comparison Table.

ࡒTIB.2፛༺ۣઐࡼ

2Lᆡ2.Xjsf!FFQSPN

ၫ௣ᓾ೯Ⴡቖ۾

Refer to the full data sheet.

Maxim Integrated

DS28E01-100

TSOC TDFN-EP SFN

1 3 2 GND

2 2 1 IO

3, 4, 5, 6 1, 4, 5, 6 — N.C.

— EP — EP

``````````````````````````````` ሮᇼႁී

ET39F12.211Ᏼ࡝ৈበຢดૹ߅೫2135ᆡFFQSPN!)ᆐ5

጑ǈඛ጑367ᆡ*Ă75ᆡමᏙĂጙৈ଎ࡀ໭጑Ă623ᆡTIB.

2፛༺75ᆡSPNᓖݿ൩ăၫ௣ږᑍ2.Xjsf቏ፇࠈቲࠅၒǈ

ᒑኊጙᄟၫ௣ሣጙᄟૄ࢐ሣăET39F12.211ᎌጙৈ߂

ᆐ᏷ࡀ໭ࡼᓐࡀ߼ཌǈᏴሶᓍࡀ߼໭Ă଎ࡀ໭጑ቖၫ

௣ǈ૞Ᏼ࿸ᒙቤමᏙဟߠࡩદߡ໭ăၫ௣၅ሌቖྜྷ᏷ࡀ

໭ǈ݀భ࠭ᑚಱࣗૄăၫ௣ளዩᑺઁǈᒑገET39F12.

211୻၃ࡵ೫ປ๼ࡼ271ᆡNBDǈกඐDpqz!Tdsbudiqbeෘ

എ୓ڳၫ௣ࠅ႙ࡵᔢᒫࡼࡀ߼࡝ᏄăNBDଐႯ࿶ૺࡀ߼

ᏴET39F12.211ᒦࡼමᏙএଝၫ௣ǈጲૺ໭ୈᓖݿ൩ă

ᒑᎌଝᏲቤමᏙဟݣᇄኊᄋ৙NBDăࣗࡀ߼໭጑ጲૺଐ

ႯጙৈቤමᏙ)ݙဵᒇ୻ଝᏲමᏙ*ဟǈጐ୓૮૚TIB.2

፛༺ଐႯ271ᆡNBDăET39F12.211ถဤܰጙৈᄂᎌࡼ

Sfgsfti!Tdsbudiqbeෘഎă໭ୈ፿Ᏼ୻߿ણஹဟǈྙᏴᒊ

ቲᅲDpqz!Tdsbudiqbeෘഎઁးࡩ࢐ᒊቲၮቤ߈ǈభጲି

ቃပ቉ྦྷᆡࡼᆡၫ)ݬ୅

ࡒዩᑺࡼቖݷᔫ

ݝ*ăၮቤ߈

થᄋ৙೫ጙᒬૂআ໭ୈᒦࠀ᎖ྦྷᓨზᆡࡼă

໭ୈࡼ75ᆡSPNᓖݿ൩ถ৫࣪໭ୈ஠ቲᆎጙࡼဤܰǈ݀

Ᏼࣶ࢛2.Xjsfᆀ൥ણஹ)ࣶৈ໭ୈ୻Ᏼᄴጙ2.Xjsfᔐሣ

࿟ǈ܋ࠥࣖೂ৔ᔫ*ᒦ࣪໭ୈ஠ቲኰᒍăET39F12.211ࡼ࢜

ቯ።፿۞౪ǖࡌ፝૦෥๼ᒙૺପހĂጛ፿ࠅঢ໭ୂܰ

ᎧቅᓰĂᇹᄻᒀဤޘཚۣઐă

ᔐၤ

ᅄ2Ⴥာౖᅄႁී೫ET39F12.211ᓍ఼࡝ᏄᎧࡀ߼໭ݝ

ࡼᇹăET39F12.211۞౪ങৈᓍገၫ௣ݝୈǖ75ᆡర

SPNĂ75ᆡ᏷ࡀ໭Ăඛ጑367ᆡࡼ႐ৈFFQSPN጑Ă଎ࡀ

໭጑Ă75ᆡමᏙࡀ߼໭Ă623ᆡTIB.2፛༺ă2.Xjsf቏ፇ

ࡼށࠨஉ৩ྙᅄ3Ⴥာǈᔐሣᓍ૦ܘኍ၅ሌ႙ጲሆ໕ᄟ

SPN৖ถෘഎᒦࡼጙᄟǖSfbe!SPNĂNbudi! SPNĂTfbsdi

SPNĂTljq!SPNĂSftvnf! DpnnvojdbujpoĂPwfsesjwf.Tljq

SPNĂPwfsesjwf.Nbudi! SPNăࡩጲܪᓰႥࣞᒊቲᅲ

Pwfsesjwf.Tljq!SPN૞Pwfsesjwf.Nbudi! SPNෘഎઁǈ໭ୈ

஠ྜྷ঱ႥෝါǈჅᎌઁኚᄰቧ௿ጲ঱Ⴅෝါ஠ቲăᎧᑚ

ቋSPN৖ถෘഎሤࡼ቏ፇႁීྙᅄ21Ⴥာă߅৖ᒊቲ

SPN৖ถෘഎઁǈభጲ஠ቲࡀ߼໭TIB.2ݷᔫǈᓍ૦

భ߲:ᄟᎌ቉৖ถෘഎᒦࡼྀጙᄟǈ᎖৖ถෘഎ቏ፇ

ࡼႁීྙᅄ9ჅာăჅᎌၫ௣ࣗቖဟ࣒ဵࢅᆡᏴ༄ă

ࡒTIB.2፛༺ۣઐࡼ

2Lᆡ2.Xjsf!FFQSPN

ၫ௣ᓾ೯Ⴡቖ۾

``````````````````````````````````````````````````````````````````````````` ፛୭ႁී

፛୭

෗߂ ৖ถ

ݬఠ࢐ă

2.Xjsfᔐሣ୻ాǈധ૵ఎവǈኊᅪ୻࿟౯࢟ᔜă

ᇄೌ୻ă

ൡ๤ǈ௿Ꮲ୻Ᏼ࢟വۇ࢐ຳෂཀྵۣᑵޟ৔ᔫǈሮᇼቧᇦ

༿ݬఠ።፿܊଑4384ǖ

Fyqptfe!Qbet;! B! Csjfg!Jouspevdujpo

Maxim Integrated

DS28E01-100

剩余20页未读，继续阅读

评论收藏

内容反馈

xtulcl

2019-09-27

还行，谢谢分享！
qq_33884911

2019-09-03

还不错，是中文的
einsteinz

2019-09-15

不错，可以参考

wabonly

粉丝: 0
资源: 1

DS28E01中文资料

基于1-Wire总线的DS28E01加密芯片原理研究及其在FPGA加密系统中的应用.pdf

DS28E01-100.c

eeprom--ds28e01

DS28E01-100_cn.pdf

DS28E01 加密算法 C语言

DS28E01-100-C-code.zip_28E01_ds28e01-100_ds28e01加密芯片_ds28e01芯片代码

基于DS28E01的FPGA加密系统的设计

基于STM32的DS28E01读写例程C语言实现

美信安全存储器器件DS28CN01采用SHA-1密钥算法

GX28E01_Datasheet.pdf

DS28E01-100_drv_C.zip_DS28E01_ds28e01-100_hardhcm

ds28e15 加密.rar_DS28E_ds28e01驱动程序_ds28e15_theory1rz_加密 芯片

带有SHA-1引擎的保护型1-Wire EEPROM—DS28E01-100

基于DS28E01的FPGA加密认证系统的设计

DS18S20_Dallas_数字温度计.pdf

SHA-1哈希加密算法的verilog程序

Verilog的DS18b20代码

DS28EA00：单总线测温系统

LabView密码秒破 密码破解 解密 VI密码破解神器v3.1

EDA/PLD中的基于DS28E01的FPGA加密认证系统的设计

DS28E01.zip_VHDL/FPGA/Verilog_Others_

Maxim DS28E38安全认证器：一种无法克隆的芯片保护方案.pdf

ds28ec20资料

picoblaze实验

UINO单线存储器读写,PIC16单片机例程

超然全系列串口服务器crCfg28e配置程序下载.zip

一种实现fpga加密的方案

SHA1加密算法实现

最新资源

ds28e15 加密.rar_DS28E_ds28e01驱动程序_ds28e15_theory1rz_加密芯片

LabView密码秒破密码破解解密 VI密码破解神器v3.1