3
© 2008 Altera Corporation—Public
Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation
How does timing verification work?
How does timing verification work?
Every device path in design must be analyzed with respect to timing
specifications/requirements
− Catch timing-related errors faster and easier than gate-level simulation & board
testing
Designer must enter timing requirements & exceptions
− Used to guide fitter during placement & routing
− Used to compare against actual results
IN
CLK
OUT
DQ
CLR
PRE
DQ
CLR
PRE
combinational
delays
CLR
