/******************************************************************************
* (c) Copyright 2010-2014 Xilinx, Inc. All rights reserved.
*
* SPDX-License-Identifier: GPL-2.0+
*
*
******************************************************************************/
/****************************************************************************/
/**
*
* @file ps7_init_gpl.c
*
* This file is automatically generated
*
*****************************************************************************/
#include "ps7_init_gpl.h"
unsigned long ps7_pll_init_data_3_0[] = {
// START: top
// .. START: SLCR SETTINGS
// .. UNLOCK_KEY = 0XDF0D
// .. ==> 0XF8000008[15:0] = 0x0000DF0DU
// .. ==> MASK : 0x0000FFFFU VAL : 0x0000DF0DU
// ..
EMIT_MASKWRITE(0XF8000008, 0x0000FFFFU ,0x0000DF0DU),
// .. FINISH: SLCR SETTINGS
// .. START: PLL SLCR REGISTERS
// .. .. START: ARM PLL INIT
// .. .. PLL_RES = 0x2
// .. .. ==> 0XF8000110[7:4] = 0x00000002U
// .. .. ==> MASK : 0x000000F0U VAL : 0x00000020U
// .. .. PLL_CP = 0x2
// .. .. ==> 0XF8000110[11:8] = 0x00000002U
// .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U
// .. .. LOCK_CNT = 0xfa
// .. .. ==> 0XF8000110[21:12] = 0x000000FAU
// .. .. ==> MASK : 0x003FF000U VAL : 0x000FA000U
// .. ..
EMIT_MASKWRITE(0XF8000110, 0x003FFFF0U ,0x000FA220U),
// .. .. .. START: UPDATE FB_DIV
// .. .. .. PLL_FDIV = 0x28
// .. .. .. ==> 0XF8000100[18:12] = 0x00000028U
// .. .. .. ==> MASK : 0x0007F000U VAL : 0x00028000U
// .. .. ..
EMIT_MASKWRITE(0XF8000100, 0x0007F000U ,0x00028000U),
// .. .. .. FINISH: UPDATE FB_DIV
// .. .. .. START: BY PASS PLL
// .. .. .. PLL_BYPASS_FORCE = 1
// .. .. .. ==> 0XF8000100[4:4] = 0x00000001U
// .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U
// .. .. ..
EMIT_MASKWRITE(0XF8000100, 0x00000010U ,0x00000010U),
// .. .. .. FINISH: BY PASS PLL
// .. .. .. START: ASSERT RESET
// .. .. .. PLL_RESET = 1
// .. .. .. ==> 0XF8000100[0:0] = 0x00000001U
// .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U
// .. .. ..
EMIT_MASKWRITE(0XF8000100, 0x00000001U ,0x00000001U),
// .. .. .. FINISH: ASSERT RESET
// .. .. .. START: DEASSERT RESET
// .. .. .. PLL_RESET = 0
// .. .. .. ==> 0XF8000100[0:0] = 0x00000000U
// .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U
// .. .. ..
EMIT_MASKWRITE(0XF8000100, 0x00000001U ,0x00000000U),
// .. .. .. FINISH: DEASSERT RESET
// .. .. .. START: CHECK PLL STATUS
// .. .. .. ARM_PLL_LOCK = 1
// .. .. .. ==> 0XF800010C[0:0] = 0x00000001U
// .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U
// .. .. ..
EMIT_MASKPOLL(0XF800010C, 0x00000001U),
// .. .. .. FINISH: CHECK PLL STATUS
// .. .. .. START: REMOVE PLL BY PASS
// .. .. .. PLL_BYPASS_FORCE = 0
// .. .. .. ==> 0XF8000100[4:4] = 0x00000000U
// .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U
// .. .. ..
EMIT_MASKWRITE(0XF8000100, 0x00000010U ,0x00000000U),
// .. .. .. FINISH: REMOVE PLL BY PASS
// .. .. .. SRCSEL = 0x0
// .. .. .. ==> 0XF8000120[5:4] = 0x00000000U
// .. .. .. ==> MASK : 0x00000030U VAL : 0x00000000U
// .. .. .. DIVISOR = 0x2
// .. .. .. ==> 0XF8000120[13:8] = 0x00000002U
// .. .. .. ==> MASK : 0x00003F00U VAL : 0x00000200U
// .. .. .. CPU_6OR4XCLKACT = 0x1
// .. .. .. ==> 0XF8000120[24:24] = 0x00000001U
// .. .. .. ==> MASK : 0x01000000U VAL : 0x01000000U
// .. .. .. CPU_3OR2XCLKACT = 0x1
// .. .. .. ==> 0XF8000120[25:25] = 0x00000001U
// .. .. .. ==> MASK : 0x02000000U VAL : 0x02000000U
// .. .. .. CPU_2XCLKACT = 0x1
// .. .. .. ==> 0XF8000120[26:26] = 0x00000001U
// .. .. .. ==> MASK : 0x04000000U VAL : 0x04000000U
// .. .. .. CPU_1XCLKACT = 0x1
// .. .. .. ==> 0XF8000120[27:27] = 0x00000001U
// .. .. .. ==> MASK : 0x08000000U VAL : 0x08000000U
// .. .. .. CPU_PERI_CLKACT = 0x1
// .. .. .. ==> 0XF8000120[28:28] = 0x00000001U
// .. .. .. ==> MASK : 0x10000000U VAL : 0x10000000U
// .. .. ..
EMIT_MASKWRITE(0XF8000120, 0x1F003F30U ,0x1F000200U),
// .. .. FINISH: ARM PLL INIT
// .. .. START: DDR PLL INIT
// .. .. PLL_RES = 0x2
// .. .. ==> 0XF8000114[7:4] = 0x00000002U
// .. .. ==> MASK : 0x000000F0U VAL : 0x00000020U
// .. .. PLL_CP = 0x2
// .. .. ==> 0XF8000114[11:8] = 0x00000002U
// .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U
// .. .. LOCK_CNT = 0x12c
// .. .. ==> 0XF8000114[21:12] = 0x0000012CU
// .. .. ==> MASK : 0x003FF000U VAL : 0x0012C000U
// .. ..
EMIT_MASKWRITE(0XF8000114, 0x003FFFF0U ,0x0012C220U),
// .. .. .. START: UPDATE FB_DIV
// .. .. .. PLL_FDIV = 0x20
// .. .. .. ==> 0XF8000104[18:12] = 0x00000020U
// .. .. .. ==> MASK : 0x0007F000U VAL : 0x00020000U
// .. .. ..
EMIT_MASKWRITE(0XF8000104, 0x0007F000U ,0x00020000U),
// .. .. .. FINISH: UPDATE FB_DIV
// .. .. .. START: BY PASS PLL
// .. .. .. PLL_BYPASS_FORCE = 1
// .. .. .. ==> 0XF8000104[4:4] = 0x00000001U
// .. .. .. ==> MASK : 0x00000010U VAL : 0x00000010U
// .. .. ..
EMIT_MASKWRITE(0XF8000104, 0x00000010U ,0x00000010U),
// .. .. .. FINISH: BY PASS PLL
// .. .. .. START: ASSERT RESET
// .. .. .. PLL_RESET = 1
// .. .. .. ==> 0XF8000104[0:0] = 0x00000001U
// .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U
// .. .. ..
EMIT_MASKWRITE(0XF8000104, 0x00000001U ,0x00000001U),
// .. .. .. FINISH: ASSERT RESET
// .. .. .. START: DEASSERT RESET
// .. .. .. PLL_RESET = 0
// .. .. .. ==> 0XF8000104[0:0] = 0x00000000U
// .. .. .. ==> MASK : 0x00000001U VAL : 0x00000000U
// .. .. ..
EMIT_MASKWRITE(0XF8000104, 0x00000001U ,0x00000000U),
// .. .. .. FINISH: DEASSERT RESET
// .. .. .. START: CHECK PLL STATUS
// .. .. .. DDR_PLL_LOCK = 1
// .. .. .. ==> 0XF800010C[1:1] = 0x00000001U
// .. .. .. ==> MASK : 0x00000002U VAL : 0x00000002U
// .. .. ..
EMIT_MASKPOLL(0XF800010C, 0x00000002U),
// .. .. .. FINISH: CHECK PLL STATUS
// .. .. .. START: REMOVE PLL BY PASS
// .. .. .. PLL_BYPASS_FORCE = 0
// .. .. .. ==> 0XF8000104[4:4] = 0x00000000U
// .. .. .. ==> MASK : 0x00000010U VAL : 0x00000000U
// .. .. ..
EMIT_MASKWRITE(0XF8000104, 0x00000010U ,0x00000000U),
// .. .. .. FINISH: REMOVE PLL BY PASS
// .. .. .. DDR_3XCLKACT = 0x1
// .. .. .. ==> 0XF8000124[0:0] = 0x00000001U
// .. .. .. ==> MASK : 0x00000001U VAL : 0x00000001U
// .. .. .. DDR_2XCLKACT = 0x1
// .. .. .. ==> 0XF8000124[1:1] = 0x00000001U
// .. .. .. ==> MASK : 0x00000002U VAL : 0x00000002U
// .. .. .. DDR_3XCLK_DIVISOR = 0x2
// .. .. .. ==> 0XF8000124[25:20] = 0x00000002U
// .. .. .. ==> MASK : 0x03F00000U VAL : 0x00200000U
// .. .. .. DDR_2XCLK_DIVISOR = 0x3
// .. .. .. ==> 0XF8000124[31:26] = 0x00000003U
// .. .. .. ==> MASK : 0xFC000000U VAL : 0x0C000000U
// .. .. ..
EMIT_MASKWRITE(0XF8000124, 0xFFF00003U ,0x0C200003U),
// .. .. FINISH: DDR PLL INIT
// .. .. START: IO PLL INIT
// .. .. PLL_RES = 0xc
// .. .. ==> 0XF8000118[7:4] = 0x0000000CU
// .. .. ==> MASK : 0x000000F0U VAL : 0x000000C0U
// .. .. PLL_CP = 0x2
// .. .. ==> 0XF8000118[11:8] = 0x00000002U
// .. .. ==> MASK : 0x00000F00U VAL : 0x00000200U
// .. .. LOCK_CNT = 0x145
// .. .. ==> 0XF8000118[21:12] = 0x00000145U
// .. .. ==> MASK : 0x003FF000U VAL : 0x00145000U
// .. ..
EMIT_MASKWRITE(0XF8000118, 0x003FFFF0U ,0x001452C0U),
// .. .. .. START: UPDATE FB_DIV
// .. .. .. PLL_FDIV = 0x1e
// .. .. .. ==> 0XF8000108[18:12] = 0x0000001EU
// .. .. .. ==> MASK
没有合适的资源?快使用搜索试试~ 我知道了~
资源详情
资源评论
资源推荐
收起资源包目录
u-boot移植源码 (12650个子文件)
binary.0 638B
mkimage.1 5KB
kwboot.1 2KB
10m50_defconfig 627B
3c120_defconfig 663B
README.440-DDR-performance 4KB
lib.a 8B
A10-OLinuXino-Lime_defconfig 451B
A10s-OLinuXino-M_defconfig 484B
A13-OLinuXino_defconfig 660B
A13-OLinuXinoM_defconfig 617B
A20-Olimex-SOM-EVB_defconfig 563B
A20-OLinuXino-Lime2_defconfig 488B
A20-OLinuXino-Lime_defconfig 426B
A20-OLinuXino_MICRO_defconfig 502B
a3m071_defconfig 116B
a4m072_defconfig 193B
a4m2k_defconfig 149B
ac14xx_defconfig 114B
acadia_defconfig 70B
adp-ag101p_defconfig 124B
README.ag101p 960B
Ainol_AW1_defconfig 637B
alt_defconfig 588B
README.altera_spi 278B
README.am335x-network 4KB
am335x_baltos_defconfig 308B
am335x_boneblack_defconfig 494B
am335x_boneblack_vboot_defconfig 679B
am335x_evm_defconfig 471B
am335x_evm_nor_defconfig 300B
am335x_evm_norboot_defconfig 217B
am335x_evm_spiboot_defconfig 321B
am335x_evm_usbspl_defconfig 336B
am335x_gp_evm_defconfig 457B
am335x_igep0033_defconfig 244B
am335x_sl50_defconfig 277B
am3517_crane_defconfig 334B
am3517_evm_defconfig 337B
am437x_gp_evm_defconfig 505B
am437x_sk_evm_defconfig 579B
am43xx_evm_defconfig 323B
am43xx_evm_ethboot_defconfig 316B
am43xx_evm_qspiboot_defconfig 297B
am43xx_evm_usbhost_boot_defconfig 321B
am57xx_evm_defconfig 498B
am57xx_evm_nodt_defconfig 241B
README.AMCC-eval-boards-cleanup 1KB
amcore_defconfig 275B
Ampe_A76_defconfig 705B
README.android-fastboot 4KB
README.android-fastboot-protocol 6KB
ap325rxa_defconfig 516B
ap_sh4a_4a_defconfig 578B
apalis_t30_defconfig 460B
apf27_defconfig 134B
apx4devkit_defconfig 144B
README.ARC 1KB
arcangel4-be_defconfig 351B
arcangel4_defconfig 359B
arch 8B
arches_defconfig 147B
aria_defconfig 83B
aristainetos2_defconfig 265B
aristainetos2b_defconfig 266B
aristainetos_defconfig 263B
README.arm-caches 2KB
README.ARM-memory-map 782B
README.arm-relocation 6KB
README.arm64 3KB
armadillo-800eva_defconfig 578B
arndale_defconfig 411B
dsdt.asl 13KB
pci-crs.asl 3KB
isa.asl 3KB
cpu-hotplug.asl 3KB
hpet.asl 900B
dbug.asl 687B
aspenite_defconfig 206B
astro_mcf5373l_defconfig 162B
README.at91 6KB
README.at91-soc 2KB
at91rm9200ek_defconfig 151B
at91rm9200ek_ram_defconfig 186B
at91sam9260ek_dataflash_cs0_defconfig 359B
at91sam9260ek_dataflash_cs1_defconfig 359B
at91sam9260ek_nandflash_defconfig 355B
at91sam9261ek_dataflash_cs0_defconfig 359B
at91sam9261ek_dataflash_cs3_defconfig 359B
at91sam9261ek_nandflash_defconfig 355B
at91sam9263ek_dataflash_cs0_defconfig 355B
at91sam9263ek_dataflash_defconfig 355B
at91sam9263ek_nandflash_defconfig 355B
at91sam9263ek_norflash_boot_defconfig 359B
at91sam9263ek_norflash_defconfig 354B
at91sam9g10ek_dataflash_cs0_defconfig 359B
at91sam9g10ek_dataflash_cs3_defconfig 359B
at91sam9g10ek_nandflash_defconfig 355B
at91sam9g20ek_2mmc_defconfig 368B
at91sam9g20ek_2mmc_nandflash_defconfig 374B
共 12650 条
- 1
- 2
- 3
- 4
- 5
- 6
- 127
Mars.CN
- 粉丝: 430
- 资源: 45
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- Screenshot_20240427_031602.jpg
- 网页PDF_2024年04月26日 23-46-14_QQ浏览器网页保存_QQ浏览器转格式(6).docx
- 直接插入排序,冒泡排序,直接选择排序.zip
- 在排序2的基础上,再次对快排进行优化,其次增加快排非递归,归并排序,归并排序非递归版.zip
- 实现了7种排序算法.三种复杂度排序.三种nlogn复杂度排序(堆排序,归并排序,快速排序)一种线性复杂度的排序.zip
- 冒泡排序 直接选择排序 直接插入排序 随机快速排序 归并排序 堆排序.zip
- 课设-内部排序算法比较 包括冒泡排序、直接插入排序、简单选择排序、快速排序、希尔排序、归并排序和堆排序.zip
- Python排序算法.zip
- C语言实现直接插入排序、希尔排序、选择排序、冒泡排序、堆排序、快速排序、归并排序、计数排序,并带图详解.zip
- 常用工具集参考用于图像等数据处理
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0