NI Ettus B200 mini 原理图
需积分: 5 193 浏览量
2023-09-02
16:47:19
上传
评论
收藏 2.81MB PDF 举报
1
1
2
2
3
3
4
4
D D
C C
B B
A A
Revisions
REV Description
USRP, B200 MINI, 1X1, 70MHZ-6GHZ
System Block Diagram
D
SIZE
SHEET OF1
DOC CODE
610-
REVDRAWING PROJECT NO
159035A-01
01_BlockDiagram.SchDoc DATE 8/13/2015FILE NAME 11
1
Design Team
4600 Patrick Henry Drive
Santa Clara, CA 95054
USA
DRAWN BY
REVISED BY
VERIFIED BY
TECHNICIAN
ENGINEER
SHYU LEE (XU LI)
SHYU LEE (XU LI)
RYAN REYES
MATT E, JON K, BEN H
-
DATE
DATE
01/30/2015
-
1159035A-01
Bias
TX/RX
PA
RX-A
RX-B
RX-C
TX-B
TX-A
12
12
Up to 3GHz
Up to 3GHz
TCM1-63AX+
TCM1-63AX+
RX2
Bias
+3.3V-FE-TX
FESW-TRX-TX
FESW-TRX-RX
FESW-TRX
FESW-RX2
DATA-P0
DATA-P1
+1.3V-CAT-D
+1.3V-CAT-RXTX
+1.3V-CAT-TX
+1.3V-CAT-RX
SPI PORT
TXnRX
Enable
Data Clock
Feedback Clock
Enable AGC
Frame
32
DATA
Data Clock
XC6SLX75 / 484-pin
FPGA
IOBANK0-3.3V
IOBANK2-1.8V
IOBANK3-1.8V
IOBANK1-1.8V
12
CTL
INT
3
PMODE
5
GPIO
FPGA CONFIG / 5
DAC
DAC SPI / 3
40 MHz / 1.8V
VCTCXO
PPS
PPS /
10 MHz
10MHz / IOBANK3 (1.8V standard)
10MHz / IOBANK3
IOBANK (1/2/3/4) -1.8V
IOBANK5 -3.3V
19.2 MHz
CLOCK
AD9364
RF Frontend
EZUSB-FX3
USB
CLKIN
JTAG INTERFACEI2C EEPROM
ARM9 JTAG FPGA JTAGI2C
USB 3.0 INTERFACE
USB2.0-TRX
USB3.0-TX
USB3.0-RX
3.3 V
LDO
1.8V
+3.6V-ALL
3.3V
+3.3V-ALL
+1.8V-ALL
+3.3V-ALL+3.3V-ALL
+3.3V-ALL
+2.5V-VAUX
+3.3V-ALL
+1.8V-ALL
3.3 V
LDO
+3.6V-ALL
1.2 V
SWITCH
1.8 V
SWITCH
3.6 V
SWITCH
3.3 V
LDO
+3.6V-ALL
+3.3V-ALL
+1.8V-ALL
+1.2V-ALL
EN EN
1.3 V
LDO
1.3 V
LDO
1.3 V
LDO
1.3 V
LDO
+2.5V-ALL
+1.8V-ALL
+1.2V-ALL 1.2V VCORE+1.2V-ALL 1.2V VCORE
+1.3V-CAT-TX
FESW-TRX-TX
FESW-TRX-RX
FESW-TRX
FESW-RX2
TRX RGB LED /3
RX2 RGB LED /3
IOBANK 1.8V
RESET
RSTn
USB OTG ID
USB VBUS
ESDESD
CLOCK -1.8V
+1.8V-ALL
TRX RGB LED /3
RX2 RGB LED /3
This document contains confidential and proprietary information which is the property
of National Instruments Corporation. This proprietary information is supplied to the
possessor pursuant to the possessor's agreement to do the following:
1. to maintain this document in confidence;
2. not to reproduce, publish or copy it in whole or in part without written
permission; and
3. not to use this document as a basis for the manufacture or sale of goods
without written permission.
(C) Copyright 2014 National Instruments Corporation. All rights reserved
(3A)
(3A)
(3A)
(0.8A)
Vref
Vdd
+1.3V-CAT-TX
16-bit
PGA-102+
+2.5V-ALL +2.5V-VAUX
+3.3V-ALL
1.8 V
LDO
1.8 V
LDO
+3.6V-ALL
+3.6V-ALL
+3.3V-ALL
GPIO NTERFACE
8
2.5 V
SWITCH
EN
+2.5V-ALL
(3A)
RESET HOLD
剩余10页未读，继续阅读
资源评论
