TLSR8278-EforTelinkBLEMulti-StandardWirelessSoCTLSR8278_tlsr8278拉起蓝牙资源-CSDN文库

需积分: 33 71 浏览量 2022-02-24 17:18:45 上传评论收藏 4.63MB PDF 举报

资源推荐

资源详情

资源评论

Datasheet for Telink

BLE + IEEE 802.15.4 Multi-Standard Wireless SoC

TLSR8278

DS-TLSR8278-E7

Ver 0.8.3

2020/08/14

Keyword

BLE; BLE Mesh; Zigbee; RF4CE; 2.4 GHz; Features; Package; Pin layout; Memory; MCU; Working modes;

Wakeup sources; RF Transceiver; Clock; Timers; Interrupt; Interface; PWM; Audio; QDEC; MDEC; ADC;

Temperature sensor; Low power comparator; AES; PKE; TRNG; PTA; Electrical specifications

Brief

This datasheet is dedicated for Telink BLE + IEEE 802.15.4 multi-standard SoC TLSR8278. In this datasheet,

key features, working modes, main modules, electrical specifications and application of TLSR8278 are

introduced.

Datasheet for Telink TLSR8278

DS-TLSR8278-E7 3 Ver 0.8.3

0.8.2

• Chapter 1 Overview: Added the description of regulation compliance

• Section 1.1 Block Diagram: Removed extra "k" for 1 MB FLASH in Figure 1-1

• Section 1.2.2 RF Features: Updated the description for RX sensitivity, data unchanged

• Section 1.2.3 Features of Power Management Module: Updated power consumption for deep sleep

• Section 1.2.5 Flash Features: Removed firmware encryption related feature description

• Section 1.4 Ordering Information: Added "TLSR" to “8278” for the footnote MSL of Table 1-1

• Section 1.6 Pin Layout: Added PTA description to Table 1-3

• Section 3.3 Baseband: Revised the specification Bluetooth 5 to Bluetooth 5.1

• Section 7.1 GPIO: Updated the first sentence of Section 7.1 describing GPIO number

• Section 19.3 DC Characteristics: Added condition description, revised I

Deep1

, added data for deep

sleep with 32K RC in Table 19-3

• Section 19.4 AC Characteristics: Revised the frequency range, adjusted the column sequence of TX/

RX Performance of modes, revised co-channel rejection, in-band blocking rejection, image rejection

for RX performance of all modes, revised modulation 20 dB bandwidth for TX performance of all

modes, revised frequency offset tolerance for BLE 125 kbps and 500 kbps, placed EVM for IEEE

802.15.4 250 kbps under TX performance column, removed footnotes of all modes regarding RX

sensitivity level in Table 19-5; revised resolution for RSSI to ±1 in Table 19-7

0.8.3

• Cover: Updated keywords and removed VID info from brief

• Section 1.1 Block Diagram: Revised Figure 1-1

• Updated UID related information: Revised UID related description in Section 1.2.1 General Features,

removed related description in Section 2.1.2 Flash, updated the description in Section 2.1.3 E-Fuse

and added Section 2.1.4 Unique ID

• Section 1.2.1 General Features: Updated ECC description

• Section 1.2.3 Features of Power Management Module: Updated RX/TX current with DCDC

• Section 1.4 Ordering Information: Changed the column heading "Product Part No." to "Ordering

No." in Table 1-1 and removed the footnote MSL from Table 1-1

• Section 1.6 Pin Layout: Removed the note regarding PTA for Table 1-3; pin PC[1] other than PC[2]

can be multiplexed as audio_in, corrected Table 1-4; fixed the typo for antenna in Table 1-14, fixed

the typo of DECODEC in the title of Table 1-17, fixed the typo for DI, the I/O type of MDEC signal in

Table 1-17

• Section 2.1.1 SRAM/Register: Corrected the register address to 0x800000 ~ 0x83FFFF and added

SWM as the debugging interface

• Section 2.4 Reset: Removed RSVD from the description of register 0x60 [2] and register 0x62 [1] in

Table 2-4

• Section 2.5.2 Working Mode Switch: Corrected the cross-reference to Table 2-2 and corrected the

retention SRAM description

Version Change Description

Datasheet for Telink TLSR8278

DS-TLSR8278-E7 4 Ver 0.8.3

• Section 4.1 Clock Sources: Updated description regarding 24 MHz RC oscillator

• Section 4.3.4 CODEC Clock: Updated description reagarding CODEC clock

• Section 4.4 Register Table: Corrected description for registers 0x6c and 0x6d in Table 4-1 and

added register 0x73 to Table 4-1

• Section 6.2 Register Configuration: Removed RSVD from the description of register 0x640 [6] in

Table 6-1

• Section 6.2.1 Enable/Mask Interrupt Sources: Added UART interrupt to the description of level-

triggered interrupt sources

• Section 7.1.1.1 GPIO Lookup Table: Added “afe” to analog registers in Table 7-2 and updated the

note regarding analog/digital registers accordingly; updated the note regarding Register

• Section 7.1.1.3 Drive Strength: Added drive level information for all GPIOs

• Section 7.1.2 Connection Relationship Between GPIO and Related Modules: Corrected the cross-

reference to Table 7-4 and the cross-reference to Section 7.1.1; added information of other GPIOs

(32 GPIOs in total) to Table 7-4

• Section 7.1.3 Pull-Up/Pull-Down Resistor: Corrected the cross-reference to Table 7-5; removed

RSVD from the description of register afe_0x0e<3:0>, register afe_0x10<7:0>, register

afe_0x11<7:4>, register afe_0x12<7:4>, register afe_0x13<7:0>, register afe_0x14<7:6>, <3:2>,

and register afe_0x15<7:0> in Table 7-5

• Section 7.2 SWM and SWS: Revised the heading of Section 7.2 and revised the description of the

section

• Section 7.5 UART: Corrected the SoC Part Number in Figure 7-9

• Section 9.1.2 Audio Input Path: Corrected the cross-reference to Figure 9-4 for the footnote of

Table 9-2

• Section 9.1.2.5 DFIFO: Corrected the cross-reference to Table 9-2

• Section 10.1 Input Pin Selection: Removed RSVD for pins PB[6], PB[7], PC[2], PC[3], PD[6], PD[7]

in Table 10-1

• Section 10.7 Register Table: Removed RSVD from the description of registers 0xd2, 0xd3 in Table

10-3

• Section 11.3 Register Table: Removed RSVD from the description of register afe_0x16<2:0> in

Table 11-1

• Chapter 12 SAR ADC: Revised the input channels to PB[0] ~ PB[7], PC[4], PC[5] for Figure 12-1

• Section 12-2 Register Table Related to SAR ADC: Removed RSVD from the description of value 0x1

~ 0x4, 0x7 ~ 0xa of register afe_0xeb<3:0> and value 0x1 ~ 0x4, 0x7 ~ 0xa of register

afe_0xeb<7:4> in Table 12-1

• Added Chapter 18 PTA Interface

• Section 19.3 DC Characteristics: Updated RX/TX current with DCDC in Table 19-3

Version Change Description

剩余173页未读，继续阅读

评论收藏

内容反馈

jianqiang.xue

粉丝: 3w+
资源: 191

TLSR8278-E for Telink BLE Multi-Standard Wireless SoC TLSR8278

最新资源

TLSR8278-E for Telink BLE Multi-Standard Wireless SoC TLSR8278

Telink BLE MESH开发环境搭建

TLSR8258-E for Telink BLE Multi-Standard Wireless SoC TLSR8258

DS_TLSR8251-E_Datasheet for Telink BLE SoC TLSR8251.pdf

DS_TLSR8266-E29_Datasheet for Telink BLE SoC TLSR8266

DS_TLSR8258-E_Datasheet for Telink BLE+IEEE802.15.4

DS_TLSR8251-E_Datasheet for Telink

DS_TLSR8251-E8_Datasheet

DS_TLSR8266

Telink825x的DIY开发板基于TB04模块核心

蜂汇TLS-01 蓝牙模块使用手册

HexView（Vector）V1.12.05

电池管理系统BMS原理图和源代码

MPU6050(OLED显示姿态角).rar

SecureCRT 9.0.0

CH340/CH341官方驱动最新版WIN11/10

Vivado2019.1安装包-百度网盘-22G.txt

MDK530.rar

cadence allegro 17.x 降版本到16.6的转换工具

PCIe规范各版本合集（1.0a、2.0、2.1、3.0、4.0、5.0）

softKeyBoard v1.0.0.rar

FPGA JFM7K325T官方中文技术手册.pdf

TC397芯片参考手册和数据手册

JLink_Windows_V700.rar

Keil.STM32F1xx_DFP.2.4.0.pack

CST仿真中文教程-图文并茂（适合小白入门）.pdf

MIPI CSI-2 specification v3-0.pdf 2019最新版

GigaDevice_MCU_ISP_Programmer_V3.0.2.5782.zip

最新资源